Development of an Anisotropic, Selective Polycrystalline Silicon Dry Etch Process

Randy Supczak
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract — The development of a polysilicon dry etch process that would result in anisotropic etch profiles as well as high selectivity to photoresist and silicon dioxide has been studied. It was found that decreasing the amount of fluorine (SF₆) in the plasma significantly increased the polysilicon etch rate while only increasing the etch rate of silicon dioxide slightly.

Two optimal processes were found: One that emphasized anisotropy (70% SF₆ flow, 90mTorr pressure, and 200W RF power) and one that emphasized SiO₂ selectivity (70% SF₆ flow, 230mTorr pressure, and 200W RF power).

1. INTRODUCTION

Highly anisotropic etching of silicon is a key process in many applications, such as deep trenches for capacitors, integrated optoelectronics, and integrated sensors. It is also extremely important in the manufacturing of very large scale integrated (VLSI) circuits, specifically in the area of polycrystalline silicon (polysilicon) gate etching. Anisotropic etch profiles are important to ensure that gate lengths are within specification, as well as to facilitate conformal film deposition in subsequent processing.

A. Background

Polysilicon etching is typically performed using a chlorine or bromine chemistry [1]. Both these gases are extremely toxic and corrosive. Their use requires special hardware to prevent corrosion of the processing equipment. Chlorine/bromine etch chemistries also have the disadvantage of etching most masking materials used. This lowers the selectivity to other layers, such as silicon dioxide (SiO₂) and photoresist.

Fluorine-based chemistries, such as SF₆, offer an alternative to chlorine/bromine. In addition to being less hazardous to the environment, the SF₆ chemistry provides higher silicon etch rates and selectivities than chlorine/bromine chemistries. The major disadvantage of SF₆ is its yields isotropic etch profiles. Cryogenic etching is a means of overcoming this isotropy, as is the addition of O₂ or C₂Cl₃F₃ [2]. As reported in [2], the addition of O₂ reduces selectivity to photoresist, and C₂Cl₃F₃ is a chlorine containing material.

The development of an anisotropic, selective polysilicon dry etch process was the focus of this experiment. Considerable research has gone into the development of anisotropic, selective dry etch processes for polysilicon using a variety of process conditions [3-5]. Because of the limitations regarding chlorine gas mentioned before, alternatives were sought. Fluorocarbon plasmas were not considered, as they result in polymer formation which can contaminate the process chamber if strict attention is not paid to cleanliness (i.e., O₂ plasma after etch to clean chamber).

B. Theory

With these considerations in mind, SF₆/O₂ was chosen for the plasma chemistry. As shown in Equation 1, the addition of O₂ to the plasma results in an increase in the F⁻ concentration, which increases Si etch rate.

\[ SF₆ + Si + O₂ \rightarrow SO₂ + SiF₄ + 2F^- \]  (1)

Equation 1 shows that O₂ reacts with S and prevents recombination with F⁻. Oxygen also combines with Si at the sidewalls to form SiO₂, thereby passivating the sidewalls and reducing isotropy.

Fluorine is strongly electronegative, and as a result electron attachment ionization can occur in the plasma. This results in the formation of negative ions:

\[ e^- + SF₆ \rightarrow SF₆^- \rightarrow SF₅^- + F^- \]  (2)

Negative ions assume the role of electrons in the plasma. Because negative ions are more massive than electrons, they oscillate slower under AC excitation. This reduces the conductivity of the plasma, and results in non-uniformity in the plasma. Thus, a SF₆ chemistry can lead to non-uniform etching.

2. EXPERIMENTAL

A. Sample Preparation

All of the etching was carried out in a Drytek Quad 482 parallel plate reactor with an operating frequency of 13.56MHz. A two level factorial experiment was used.
where the power (200 – 350W), pressure (90 – 230mTorr), and SF$_6$ flow (70 – 100%) were varied. Table 1 lists the experimental details of the experiment.

Table 1: Experimental Design

<table>
<thead>
<tr>
<th>Run</th>
<th>SF$_6$ Flow %</th>
<th>Pressure (mTorr)</th>
<th>Power (Watts)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>100</td>
<td>90</td>
<td>350</td>
</tr>
<tr>
<td>2</td>
<td>70</td>
<td>230</td>
<td>350</td>
</tr>
<tr>
<td>3</td>
<td>85</td>
<td>160</td>
<td>275</td>
</tr>
<tr>
<td>4</td>
<td>100</td>
<td>230</td>
<td>200</td>
</tr>
<tr>
<td>5</td>
<td>70</td>
<td>230</td>
<td>200</td>
</tr>
<tr>
<td>6</td>
<td>100</td>
<td>90</td>
<td>350</td>
</tr>
<tr>
<td>7</td>
<td>85</td>
<td>160</td>
<td>275</td>
</tr>
<tr>
<td>8</td>
<td>70</td>
<td>90</td>
<td>350</td>
</tr>
<tr>
<td>9</td>
<td>85</td>
<td>160</td>
<td>275</td>
</tr>
<tr>
<td>10</td>
<td>70</td>
<td>90</td>
<td>200</td>
</tr>
<tr>
<td>11</td>
<td>100</td>
<td>230</td>
<td>350</td>
</tr>
</tbody>
</table>

Three center point runs (275W, 160mTorr, 85% SF$_6$ flow) were included to evaluate experimental error.

The starting material was 100mm n-type silicon wafers (100). A 1000Å wet oxide was grown in a 6" horizontal furnace at 900°C for 42 minutes. A 0.6μm polysilicon layer was then deposited in a LPCVD furnace at 610°C for 78 minutes.

In order to simulate the CMOS process used at Rochester Institute of Technology (RIT), the polysilicon was then doped using N250 arsenosilicate spin-on glass. The SOG was spun on at 3500RPM for 30 seconds, followed by a 15 minute pre-bake at 200°C. An arsenic drive-in step followed this at 1000°C for 15 minutes.

The wafers were next coated with 0.98μm of Shipley S-8 photoresist and exposed using a g-line stepper. The reticle used was the RIT CMP test mask, which had various features including dense lines/spaces of varying coverage. The minimum resolvable linewidth in photoresist was 1μm.

Windows were opened through the resist across the wafer to make direct measurements of the polysilicon thickness.

Initial step height measurements were made using a Tencor Alpha-step profilometer. These would be later used to determine polysilicon etch rates and selectivities to SiO$_2$ and photoresist. Scanning electron microscopy was used to evaluate anisotropy of the individual process runs.

### B. Etching Process

The SF$_6$ flow was held constant at 40sccm while the O$_2$ flow rate was varied from 0 – 17sccm. This allowed variation in SF$_6$ flow from 70-100%. Each wafer was etched for 20 seconds. Polysilicon thickness measurements were then made using a Nanometrics Nanospec AFT thin film thickness measuring tool. Polysilicon etch rate was calculated from these pre- and post-etch values. Each wafer was then etched, in 15 second increments, until all the polysilicon cleared, exposing the oxide. A 15 second over etch was then performed to determine the selectivity to oxide.

### 3. RESULTS AND DISCUSSION

The most noticeable result after removing each wafer from the etch tool was the etch non-uniformity across the surface of the wafer. The edges of the wafers etched significantly faster than at the center. This is shown in Figure 1.

![Figure 1: Etch non-uniformity across wafer](image)

Shown in Figure 2 is a plot of the polysilicon etch rate, both edge and center, and the selectivity to SiO$_2$. It should be noted that photoresist loss for each experimental run was minimal, and those values are not reported in the results presented.

Figure 2 confirms the etch rate non-uniformity observed in Figure 1. The etch rate at the edges of the wafers was almost twice what it was at the center of the wafers. As mentioned earlier in this paper SF$_6$ plasmas can be non-uniform due to the formation of negative ions in the plasma. Another possible explanation for this non-uniformity is in the etch tool itself — it is a tool designed for 150mm wafers, and the wafers used in this experiment were 100mm.

From Figure 2 some general trends can be established. With a SF$_6$ flow of 70% and a pressure of 90mTorr, increasing the power from 200W to 350W caused an increase in edge etch rate of 20%, while the center etch rate decreased by 9%, and the SiO$_2$ selectivity decreased by 40%. With 70% SF$_6$ flow and 230mTorr pressure, a power increase from 200W to 350W caused edge etch rate to increase by 133%, center etch rate to increase by 148%, and selectivity to decrease by 34%.

In order to evaluate the anisotropy of each of the etch processes a Philips scanning electron microscope (SEM) was used to view cross sections of the samples. Each
sample was cleaved through the desired features, and then sputter coated with gold at a pressure of 100mTorr for 60 seconds. SEM micrographs are given in Figures 3 – 6.

Not every etch process underwent cross sectioning; only those that yielded relatively high polysilicon etch rates and high SiO₂ selectivities.

Figure 3: 100% SF₆, 230mTorr, 200W

Figure 4: 70% SF₆, 90mTorr, 350W

Figure 5: 85% SF₆, 1600mTorr, 275W

Figure 6: 70% SF₆, 90mTorr, 200W

Although difficult to tell from the above SEM micrographs, there was significant undercutting of the process shown in Figure 3. There was a significant CD bias due to this undercutting. The same was observed for the process in Figure 4. For the process in Figure 5, no undercutting was observed. However, resist loss at the
edge of the line was significant, resulting in linewidth narrowing.

The process shown in Figure 6 (70% SF₆, 90mTorr pressure, 200W RF power) gave very anisotropic etching. The measured linewidth was 4.5 μm for a 5 μm line. Resist loss was minimal over the polysilicon line.

4. CONCLUSION

An investigation of polysilicon plasma etching was performed. The goal was to develop a process that had both a high polysilicon etch rate and high selectivity to SiO₂ and photoresist, while at the same time providing anisotropic etch profiles. A single process that met these requirements was not found; instead, two different processes were found.

The process that provided maximum anisotropy (see Fig. 6) used a SF₆ flow of 70%, pressure of 90mTorr, and RF power of 200W. The major drawback of this process was the disparity between center and edge etch rates. A 42 second etch, which would completely clear the polysilicon in the center of the wafer, would result in a 12 second over etch at the edges. This translates to a SiO₂ loss of 125 Å.

The process that provided maximum selectivity (see Fig. 2) was run #5 (70% SF₆ flow, 230mTorr, 200W). This resulted in a 108 Å SiO₂ loss at the edge of the wafer.

Future work for this experiment includes further study of process parameters around the optimal ones determined in this experiment. Further cross sectioning is needed to understand the anisotropy of the etch processes. Exploration of the etch non-uniformity is critical to developing an anisotropic, selective polysilicon dry etch process.

ACKNOWLEDGMENTS

The author would like to thank Dr. Santosh Kurinec for her assistance with this experiment. The author also thanks the RIT equipment technicians for maintaining the equipment during the course of this experiment.

REFERENCES


