Hardware and software optimization of fourier transform infrared spectrometry on hybrid-FPGAs

Dmitriy Bekker

Follow this and additional works at: http://scholarworks.rit.edu/theses

Recommended Citation

This Thesis is brought to you for free and open access by the Thesis/Dissertation Collections at RIT Scholar Works. It has been accepted for inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact ritscholarworks@rit.edu.
Hardware and Software Optimization of Fourier Transform Infrared Spectrometry on Hybrid-FPGAs

by

Dmitriy L. Bekker

A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree of Master of Science in Computer Engineering

Supervised by

Dr. Marcin Lukowiak
Assistant Professor
Department of Computer Engineering
Kate Gleason College of Engineering
Rochester Institute of Technology
Rochester, New York
August 2007

Approved By:

Dr. Marcin Lukowiak
Assistant Professor, Department of Computer Engineering
Rochester Institute of Technology

Dr. Muhammad Shaaban
Associate Professor, Department of Computer Engineering
Rochester Institute of Technology

Dr. Jean-Francois Blavier
Science Division
NASA Jet Propulsion Laboratory (Caltech)
Thesis Release Permission Form

Rochester Institute of Technology
Kate Gleason College of Engineering

Title: Hardware and Software Optimization of Fourier Transform Infrared Spectrometry on Hybrid-FPGAs

I, Dmitriy L. Bekker, hereby grant permission to the Wallace Memorial Library to reproduce my thesis in whole or in part.

________________________________________

Dmitriy L. Bekker

________________________________________

Date
Dedication

To my family and friends, for their love and support.
I would like to thank my RIT advisers, Dr. Lukowiak and Dr. Shabaan, for teaching me most of what I know in Computer Engineering and for their help and support on this thesis. They made sure I had everything necessary to carry out this work, including top of the line development hardware and software rarely seen in universities yet. I would also like to thank Dr. Blavier from JPL for working with me on this project from the very start and for his dedicated help on the FTIR spectrometry algorithm and the system requirements. I also thank Paula Pingree, Gary Block, Charles Norton, and Abdullah Aljabri from Instrument and Science Data Systems Division at JPL who got me involved with hybrid-FPGAs and their applications to space flight, and Ben Jones from Xilinx for his support on the APU-FPU and co-processor integration.
Abstract

With the increasing complexity of today’s spacecrafts, there exists a concern that the on-board flight computer may be overburdened with various processing tasks. Currently available processors used by NASA are struggling to meet the requirements of scientific experiments [1, 2]. A new computational platform will soon be needed to contend with the increasing demands of future space missions.

Recently developed hybrid field-programmable gate arrays (FPGA) offer the versatility of running diverse software applications on embedded processors while at the same time taking advantage of reconfigurable hardware resources, all on the same chip package. These tightly coupled HW/SW systems consume less power than general-purpose single-board computers (SBC) and promise breakthrough performance previously impossible with traditional processors and reconfigurable devices.

This thesis takes an existing floating-point intensive data processing algorithm, used for on-board spacecraft Fourier transform infrared (FTIR) spectrometry, ports it into the embedded PowerPC 405 (PPC405) processor, and evaluates system performance after applying different hardware and software optimizations and architectural configurations of the hybrid-FPGA. The hardware optimizations include Xilinx’s floating-point unit (FPU) for efficient single-precision floating-point calculations and a dedicated single-precision dot-product co-processor assembled from basic floating-point operator cores. The software optimizations include utilizing a non-ANSI single-precision math library as well as IBM’s PowerPC performance libraries recompiled for double-precision arithmetic only.

The outcome of this thesis is a fully functional, optimized FTIR spectrometry algorithm implemented on a hybrid-FPGA. The computational and power performance of this system is evaluated and compared to a general-purpose SBC currently used for spacecraft data processing. Suggestions for future work, including a dual-processor concept, are given.
# Contents

Dedication ........................................................................................................ iii  
Acknowledgments ............................................................................................ iv  
Abstract ................................................................................................................. v  
Assumptions ....................................................................................................... xiii  
Acronym Glossary ............................................................................................... xiv  

## 1 Introduction .................................................................................................. 1  
1.1 Background and Motivation ........................................................................ 1  
1.2 Thesis Description ....................................................................................... 3  
1.3 Overview ...................................................................................................... 5  

## 2 Fourier Transform Infrared Spectrometry ..................................................... 6  
2.1 Data Collection ............................................................................................ 6  
2.2 Data Processing Steps ................................................................................. 8  
2.3 First Evaluation on FPGAs .......................................................................... 10  

## 3 Xilinx Virtex-4 FX Hybrid-FPGA ................................................................. 13  
3.1 Xilinx Virtex-4 FPGA Overview ................................................................. 13  
3.2 The Hybrid-FPGA Concept ........................................................................ 14  
3.2.1 Motivation ............................................................................................ 14  
3.2.2 Previous Work .................................................................................... 15  
3.3 Virtex-4 FX Hybrid-FPGA ......................................................................... 16  
3.3.1 PowerPC 405 Embedded Hard Processor ........................................... 17  
3.3.2 MicroBlaze Soft Processor .................................................................. 19  
3.3.3 System Interfaces ............................................................................... 20  
3.3.4 Auxiliary Processor Unit Controller .................................................... 22  
3.4 ML410 Development Board ....................................................................... 25
# FTIR Base System

4.1 Generating a Hardware Platform ............................................. 28
4.2 Configuring Software ............................................................ 33
   4.2.1 Software Structure ......................................................... 33
   4.2.2 Porting FORTRAN to C for PPC405 Embedded Processor ............ 35
   4.2.3 Modifying Converted Code ............................................... 36
4.3 Checking Processing Results .................................................. 37
4.4 Initial Performance Evaluation .............................................. 38

# Software Optimizations

5.1 Removing Double-precision Math Library Calls ................................. 41
5.2 Linking IBM PowerPC Performance Libraries .................................. 42
5.3 V2P SW Optimization Results .................................................. 45

# Hardware Optimizations

6.1 Xilinx APU Floating-point Unit .............................................. 46
   6.1.1 F2C Compatibility ......................................................... 49
   6.1.2 Recompiling Perflib for Double-precision Only ....................... 49
   6.1.3 Accuracy and Performance Evaluation .................................. 52
6.2 Dot-product Hardware Co-processor ......................................... 53
   6.2.1 Concept ................................................................. 53
   6.2.2 Load/Store Unit Design .................................................. 55
   6.2.3 Dot-product Core Design ............................................... 57
   6.2.4 Behavioral Simulation .................................................... 60
   6.2.5 System Deployment ....................................................... 61
   6.2.6 Software Considerations ............................................... 62
   6.2.7 Accuracy and Performance Evaluation .................................. 66
6.3 FPU / Dot-product Compatibility and Integration ............................. 67
   6.3.1 Hardware Issues .......................................................... 67
   6.3.2 Accuracy and Performance Evaluation .................................. 71
6.4 Increased FPU System Frequencies ......................................... 73
   6.4.1 Motivation ............................................................... 74
   6.4.2 Meeting Timing ............................................................ 75
   6.4.3 Accuracy and Performance Evaluation .................................. 77
7 Result Analysis .......................... 78
  7.1 Performance Evaluation .................. 78
  7.2 Power Estimation ......................... 80

8 Conclusions and Future Work .................. 82

Bibliography .......................... 86

A Building f2c for EDK .................. 89

B Recompiling IBM PowerPC Perflib for Double-precision Optimization Only .. 92

C Select Code Listings .......................... 94
  C.1 Makefile for libf2c .................. 94
  C.2 Makefile (main) for Double-precision Only Perflib .................. 98
  C.3 Makefile (fpopt) for Double-precision Only Perflib .................. 100
  C.4 Original Top-level FTIR Spectrometry Source (matmos-ipp.f) .......... 103
  C.5 No I/O Top-level FTIR Spectrometry Source (matmos-ipp-chk-noio.f) .... 106
  C.6 Partial FTIR Spectrometry C-source (xilinx-matmos-ipp-chk_orig.c) .... 109
  C.7 The dotprod Function (from xilinx-matmos-ipp-chk_orig.c) .......... 117
  C.8 The dotprod Function with HW Support (dotprod.c) ........ 119
  C.9 FCM Load/Store Module (apu_fcm_ldst.v) .......................... 121
  C.10 Dot-product Module (fp_dot_prod.vhd) .......................... 131
List of Figures

1.1 A conceptual drawing of the MARVEL spacecraft [1] with the MATMOS instrument [3] gathering data through the Martian atmosphere as it points towards the Sun ......................................................... 2
1.2 Solar occultation observations [1, 2] ...................................................... 2

2.1 Simulated Mars occultation spectra [2] ...................................................... 7
2.2 An ideal Fourier Transform Spectrometer with only the axial rays shown [1] 7
2.3 The time-domain-sampled interferogram is re-sampled to the path-difference domain [1] ................................................................. 9
2.4 The BAE RAD750 SBC and the Xilinx V2P board [2] .......................... 11

3.1 Spatial vs. temporal computing [15] .......................................................... 15
3.2 GARP block diagram [17] .................................................................... 16
3.3 PPC405 core inside a V4FX hybrid-FPGA [19] ....................................... 17
3.4 PPC405 pipeline utilization by instruction type [19] ............................... 18
3.5 MicroBlaze core block diagram [21] ...................................................... 19
3.6 The APU integrates directly into the processor pipeline and decodes soft co-processor supported instructions [30] ................................. 24
3.7 The ML410 development board [32] ...................................................... 26
3.8 ML410 interfaces block diagram [32] ..................................................... 27

4.1 Simulated time-domain interferograms used as input data [2] .............. 29
4.2 PPC405 base system configuration ....................................................... 29
4.3 FTIR base system diagram (main components only) .......................... 31
4.4 The spectrum produced from simulated interferogram data [2] .......... 34
4.5 Software flow of the FTIR spectrometry algorithm ............................ 34
4.6 The spectrum produced by the FTIR base system on the ML410 board ... 37
4.7 Profiling results for FTIR base system ................................................ 39

5.1 Profiling results after single-precision math functions optimization .... 42
List of Tables

2.1 Reduction in data volume due to on-board data processing ............. 10
2.2 Results of NASA JPL research task comparing FTIR spectrometry execution
times between the BAE RAD750 SBC and the Xilinx V2P board [2] ....... 11

3.1 MicroBlaze Performance for Xilinx FPGAs (with multiplier and barrel shifter)
[20] .................................................. 19
3.2 Most common buses used in Xilinx embedded processor systems [28] .... 23

4.1 Device utilization summary for FTIR base system ....................... 32
4.2 Execution times for FTIR base system on ML410 board and comparison to
NASA JPL V2P research .................................. 38

5.1 Execution times for system with single-precision math functions ......... 41
5.2 Execution times for system with SP math functions and Perflib ......... 43
5.3 Comparison of V4FX and V2P results for system with SP math functions and
Perflib .................................................. 45

6.1 Xilinx’s APU floating-point unit v3.0 [34]. ......................... 47
6.2 Device utilization summary for FTIR system with FPU co-processor .... 50
6.3 Optimized floating-point routines provided by Perflib ................. 51
6.4 Execution times for system with APU-FPU, SP math functions, and DP Perflib 51
6.5 Dot-product Core Summary ................................ 62
6.6 Device utilization summary for FTIR system with dot-product co-processor 64
6.7 Execution times for system with dot-product co-processor, SP math func-
tions, and Perflib .................................. 67
6.8 Instruction op-codes decoded by the APU controller [25]. ............... 69
6.9 Device utilization summary for FTIR system with dot-product and FPU co-
processors ......................................... 70
6.10 Execution times for system with dot-product and FPU co-processor, SP math
functions, and DP Perflib ............................. 72
Assumptions

The target environment is Windows XP Service Pack 2. The development software used is:

- Xilinx ISE 9.1.03i with IP Update 3
- Xilinx Platform Studio (XPS) 9.1.02i (includes EDK and SDK) with GNU-GCC 4.1.1 compiler (Xilinx edition)
- Xilinx ChipScope Pro 9.1.03i
- FORTRAN to C Translator (f2c) version 20060506
- IBM PowerPC Perflib version 1.1

Windows™ is trademark of Microsoft Corp.
ISE™, ChipScope™, and Virtex™ are trademarks of Xilinx Inc.
PowerPC™ is trademark of IBM.
# Acronym Glossary

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>APU</strong></td>
<td>Auxiliary Processor Unit. A controller embedded inside the PPC405 core (V4FX only) that manages FCB-connected co-processors. See subsection 3.3.4 on page 22 for a complete description.</td>
</tr>
<tr>
<td><strong>ASIC</strong></td>
<td>Application Specific Integrated Circuit. An integrated circuit that is customized for a particular use.</td>
</tr>
<tr>
<td><strong>BRAM</strong></td>
<td>Block RAM. On-chip memory inside Xilinx FPGAs.</td>
</tr>
<tr>
<td><strong>DCR</strong></td>
<td>Device Control Register. See subsection 3.3.3 on page 20.</td>
</tr>
<tr>
<td><strong>DMIPS</strong></td>
<td>Dhrystone MIPS. A common representation of the Dhrystone benchmark.</td>
</tr>
<tr>
<td><strong>EDK</strong></td>
<td>Embedded Development Kit. Xilinx design tool for developing processor-based FPGA systems.</td>
</tr>
<tr>
<td><strong>F2C</strong></td>
<td>FORTRAN-to-C Converter. A tool for automatic conversion of FORTRAN code to C code. Its use is detailed in subsection 4.2.2 on page 35.</td>
</tr>
<tr>
<td><strong>FCB</strong></td>
<td>Fabric Co-processor Bus. See subsection 3.3.3 on page 20.</td>
</tr>
<tr>
<td><strong>FTIR</strong></td>
<td>Fourier Transform Infrared. Refers to IR spectroscopy, dealing with the infrared region of the electromagnetic spectrum. See Chapter 2 on page 6 for a complete description.</td>
</tr>
<tr>
<td><strong>FPGA</strong></td>
<td>Field Programmable Gate Array. A programmable device with reconfigurable hardware resources.</td>
</tr>
<tr>
<td><strong>FPU</strong></td>
<td>Floating Point Unit. A dedicated hardware co-processor that handles floating-point arithmetic.</td>
</tr>
<tr>
<td><strong>FSL</strong></td>
<td>Fast Simplex Link. See subsection 3.3.3 on page 20.</td>
</tr>
<tr>
<td><strong>GCC</strong></td>
<td>GNU Compiler Collection. The C compiler used in this thesis.</td>
</tr>
<tr>
<td><strong>GMACS</strong></td>
<td>Giga multiply-accumulate operations per second.</td>
</tr>
</tbody>
</table>
ISA  Instruction set architecture.
LMB  Local Memory Bus. See subsection 3.3.3 on page 20.
MARVEL  Mars Volcanic Emissions and Life. A proposed Mars Scout mission. See section 1.1 on page 1 for a complete description.
MATMOS  Mars Atmospheric Trace Molecule Spectroscopy. A Fourier transform spectrometer; the primary science instrument on the MARVEL spacecraft. See section 1.1 on page 1 for a complete description.
OCM  On-chip Memory. See subsection 3.3.3 on page 20.
OPB  On-chip Peripheral Bus. See subsection 3.3.3 on page 20.
Perflib  IBM Performance Libraries. A set of floating-point and string manipulation routines that significantly outperform those supplied in GCC.
PLB  Processor Local Bus. See subsection 3.3.3 on page 20.
PPC405  The PowerPC 405 embedded processor inside the V2P and V4FX hybrid-FPGAs. See subsection 3.3.1 on page 17 for a complete overview.
PPC750  The PowerPC 750 processor inside the BAE RAD750 SBC.
RAD750  A radiation-hardened SBC developed by BAE. It utilized the PPC750 processor.
SBC  Single-board computer.
SDK  Software Development Kit. An Eclipse-based Xilinx design tool for developing embedded software.
XCL  Xilinx Cache Link. See subsection 3.3.3 on page 20.
XPS  Xilinx Platform Studio. Contains EDK, SDK, and a Xilinx version of GCC.
Chapter 1

Introduction

1.1 Background and Motivation

From the dawn of the Space Age, on-board flight computers have played an ever increasing role in the exploration of the universe. Although constantly improving, the performance of computers used for space flight typically falls a decade or more behind that of modern PCs. This is due to the stringent requirements imposed on space-bound processors and computer peripherals for tolerating the higher dose of radiation that is present outside the Earth’s atmosphere. Radiation hardening requires special fabrication and packaging techniques that adversely affects the performance of these components. Although necessary, such measures can limit the scope of scientific experiments to be carried out by the spacecraft.

The proposed Mars Scout Mission known as MARVEL\(^1\) is a prime example where data processing demands really push the limits of currently available radiation hardened processors. The goal of this mission is to find evidence of active Martian volcanism and life [3]. Although not funded past the proposal stage, the instruments and scientific experiments from MARVEL are applicable to many similar missions that intend to analyze the chemical composition of an atmosphere. The primary science instrument on the MARVEL spacecraft is a solar occultation Fourier Transform Spectrometer (FTS) called MATMOS\(^2\) used for very sensitive detection of trace gases such as $CH_4$ and $N_2O$ that might be produced by life or volcanism (see Figure 1.1 on the following page) [2].

The MATMOS instrument will measure the infra-red spectrum of direct sunlight and produce large volumes of data in two short, 3-minute bursts during its on-orbit observations of sunrise and sunset (see Figure 1.2 on the next page). The remaining orbit time of 112 minutes is available for on-board data processing to reduce data volume prior to down-link. The steps involved in the data processing are computationally intensive and

---

\(^{1}\)Mars Volcanic Emissions and Life (MARVEL)

\(^{2}\)Mars Atmospheric Trace Molecule Spectroscopy (MATMOS)
Figure 1.1: A conceptual drawing of the MARVEL spacecraft [1] with the MATMOS instrument [3] gathering data through the Martian atmosphere as it points towards the Sun carry a heavy emphasis on floating-point calculations. Currently, two BAE RAD750 (radiation hardened) processors are required to perform such processing. Although these processors have flown successfully on numerous NASA missions, they consume significant power (20 W in a SBC package), and require extensive interface logic [1, 2].

As missions become more complex with more demanding requirements, the traditional approach of using radiation hardened SBCs will no longer be the optimal. MATMOS requires two processors, but other missions may require six or eight, all working simultaneously, all consuming power and adding to the net weight of the spacecraft. A new,
more efficient computational platform is urgently needed; one that can execute com-
plex software and at the same time efficiently implement algorithms in hardware like an
application-specific integrated circuit (ASIC). Hybrid-FPGAs fit this description as they
typically have one or more embedded processor cores immersed in a sea of reconfigurable
logic. Although not yet radiation hardened, strong efforts are currently being made to
qualify these devices for space flight [4, 5].

In 2005, NASA Jet Propulsion Laboratory looked into the possibility of using the Xilinx
Virtex-II Pro (V2P) hybrid-FPGA as the computational platform for MATMOS. That study
concluded that the V2P could not keep up with the data processing when performed in
software on the embedded PPC405 processor core. The study further suggested that the
lack of a hardware FPU on the V2P is responsible for its slow processing times as all
floating-point calculations are emulated in the software [2].

In recent years, hybrid-FPGAs have evolved significantly. Currently, the Xilinx Virtex-
4FX (V4FX) hybrid-FPGA is the most advanced of its kind that is available commercially.
The V4FX brings with it new capabilities for custom co-processor integration, including a
soft core single precision FPU with full compiler support. This, along with other improve-
ments, warrants that MATMOS data processing be evaluated again on this new platform
with optimizations not tried in the past.

1.2 Thesis Description

This thesis takes the MATMOS data processing software for FTIR spectrometry and, after
porting it to the PPC405 processor, implements various hardware and software optimiza-
tions that reduce the overall execution time. Although the main focus is on the V4FX
FPGA, the older V2P is also targeted for comparison. The results presented are actual
run times on fully functional hybrid-FPGA systems built with Xilinx’s Embedded Devel-
opment Kit (EDK).3

The FTIR spectrometry software is written entirely in FORTRAN and is ported to the
PPC405 processor with the help of the FORTRAN-to-C Converter (f2c) and its supporting
libraries [6]. Configuring f2c and its libraries to generate valid PPC405 code requires a
specific set of compilation and linking options which are discussed in this thesis. Once
ported, the FTIR spectrometry software is carefully studied in order to identify areas of

3This thesis developed out of an internship in the summer of 2006 with the Instrument and Science Data
Systems Division at NASA Jet Propulsion Laboratory and continues the work presented in [1].
improvement. Profiling tools are used to locate bottlenecks and computationally intensive portions of the algorithm.

Two software optimizations are evaluated as part of this work:

- Use of non-ANSI single-precision math library functions
- Use of IBM Performance Libraries (Perflib)

The techniques above are compatible with both the V2P and the V4FX. The first technique requires modification of the FTIR spectrometry code to use single-precision math function calls where acceptable. Single-precision arithmetic is performed much faster than double-precision thus reducing the overall execution time. Perflib is a set of libraries that replaces string manipulation functions and standard floating-point emulation with hand-optimized routines written specifically for the PPC405 processor [7]. Xilinx EDK provides a version of Perflib compiled for string, single, and double-precision optimization. This thesis additionally provides a build of Perflib that only optimizes double-precision floating-point arithmetic and discusses where it is applicable.

Most of the work, however, deals exclusively with the V4FX and is focused on hardware optimizations, their integration with the system, and compatibility with the software. Different system architectures, memory configurations, and bus frequencies are evaluated to find the optimal solution. The new soft-core single-precision Xilinx FPU and its integration with the auxiliary processor unit (APU) controller is studied extensively. Additionally, a custom HW accelerator that optimizes single-precision dot-product calculations is presented and implemented alongside the FPU thus demonstrating multiple co-processors sharing the same physical hardware interface - a capability not previously tested by Xilinx.

Overall, this thesis achieves a 10x reduction in execution time of the FTIR spectrometry algorithm when compared to a software-only implementation on the V4FX60 FPGA. Only one of two available PPC405 cores is utilized and with minimal changes to the FTIR spectrometry software. This is the fastest implementation of the algorithm on an FPGA platform to date. Although, in its current form, incapable to meet the data processing requirements for MATMOS, future improvements to the software as well as a dual-core design (presented in this thesis) will come very close.
1.3 Overview

This thesis starts with an overview of Fourier transform infrared spectrometry and its past implementation on an FPGA, presented in Chapter 2. Chapter 3 introduces the Virtex-4 FX hybrid-FPGA with a detailed explanation of its main architectural features. Chapter 4 presents an all-software implementation of the FTIR spectrometry algorithm on the V4FX60 FPGA and analyzes the initial performance results. Chapters 5 and 6 describe software and hardware optimizations that reduce the execution time of the FTIR base system, presenting and analyzing performance results along the way. Chapter 7 takes a look at all of the implementations done in this thesis and compares their computational and power performance to that of a general-purpose SBC used for spacecraft data processing. Finally, Chapter 8 concludes the thesis with a brief overview of the work accomplished and presents suggestions for future research in this area.
Chapter 2

Fourier Transform Infrared Spectrometry

This chapter introduces Fourier transform infrared (FTIR) spectrometry as it is applied to the MATMOS instrument and the MARVEL mission. A description is given of how the solar occultation data is collected, the steps involved in the data processing after collection, and the necessary memory requirements. The results of past work done with the FTIR spectrometry algorithm and the V2P FPGA are also presented.

2.1 Data Collection

The MATMOS instrument measures the 850-4300 $cm^{-1}$ region of the infra-red spectrum of sunlight as it shines through the Martian atmosphere. This measurement is done at a high 0.02 $cm^{-1}$ spectral resolution necessary to identify certain trace gases. MATMOS records roughly 26 spectra per occultation, with each containing 172,500 spectral elements (see Figure 2.1 on the following page). The duration of an occultation is between 78 and 169 seconds, thus requiring that each spectrum be collected in 3.0 to 6.5 seconds [1].

The spectrum is recorded with a Fourier Transform Spectrometer (FTS), a Michelson interferometer in which the optical path difference of light rays is continuously varied with moving mirrors (see Figure 2.2 on the next page). Using photovoltaic detectors, this modulated light is converted to an electric signal known as an interferogram. To attain the high 0.02 $cm^{-1}$ spectral resolution, the FTS needs a maximum optical path difference (MOPD) of 25 $cm$. However, for the best quality, velocity of the scanner moving the mirrors should be constant at the point of zero path difference (ZPD). Thus, for MATMOS, the optical path is increased to 50 $cm$ and a dual-sided interferogram is recorded, with the ZPD in the middle of the scan [1].

Given that the shortest spectrum collection time is 3 seconds, and estimating that the
(a) Low dust conditions

(b) High dust conditions

Figure 2.1: Simulated Mars occultation spectra [2]

Figure 2.2: An ideal Fourier Transform Spectrometer with only the axial rays shown [1]
scanner turn-around time is 0.5 seconds (to reverse direction), the velocity with which
the mirror must travel the 50 cm distance is 20 cm/s. Given this velocity, \( v \), and an optical
wavenumber, \( s \), the corresponding frequency, \( f \), recorded at the detector is calculated as:

\[
f = s \times v
\]  

(2.1)

With the equation above, the highest detectable wavenumber (4300 cm\(^{-1}\)) corresponds
to the frequency of 86 kHz. The frequency of the reference laser (internal to the FTS)
used to measure the path difference is 129 kHz, given that its wavenumber is 6450 cm\(^{-1}\).
Thus, in accordance with the Nyquist Theorem, the minimum sampling frequencies of
Analog-to-Digital Converters (ADC) used to record each interferogram are 172 kHz for
the solar data and 258 kHz for the laser signal. Oversampling factors of 1.1 and 1.5 are
used for the MATMOS FTS in order to improve the quality of the sampled signal. This
sets the sampling frequencies to 192 kHz and 384 kHz, respectively [1].

The MATMOS FTS utilizes three separate detectors in the process of collecting occultation spectra. An \( \text{HgCdTe} \) detector is used to collect longer wavelengths (12 \( \mu \text{m} \) - 5 \( \mu \text{m} \)) and an \( \text{InSb} \) detector collects shorter wavelengths (5 \( \mu \text{m} \) - 2 \( \mu \text{m} \)). An \( \text{Ge} \) detector is used
to collect the reference laser interferogram. The \( \text{HgCdTe} \) and \( \text{InSb} \) detectors use 24-bit
ADCs while the \( \text{Ge} \) detector uses a 16-bit ADC. Data from the 24-bit ADCs is stored in
32-bit format to match common computer architectures [1].

Thus, given that there are two detectors which output 32-bit data at 192 kHz, a detector that outputs 16-bit data at 384 kHz, a scanner duty cycle of 5/6 (mirror moves for 2.5
out of 3.0 seconds with 0.5 seconds turn-around time), and two 3-minute occultations to
observe, the amount of data collected on every orbit is:

\[
((2 \times 32\text{bit} \times 192000 \frac{\text{samples}}{\text{sec}}) + (16\text{bit} \times 384000 \frac{\text{samples}}{\text{sec}})) \times (5/6) \times 2 \times (3\text{min} \times 60 \frac{\text{sec}}{\text{min}}) = 5.53\text{Gbit}
\]

That is equivalent to 659 Mbytes. This will fit in the MATMOS memory bank which
has the capacity of 2 Gbytes [1].

### 2.2 Data Processing Steps

The amount of data collected by the MATMOS FTS cannot be transmitted to Earth in its
entirety. The data must first be processed by the on-board instrument computer and
Frequency modulation can be seen in the time-domain signal. Re-sampling to the path difference domain removes the frequency modulation. The steps involved in this process are summarized in this section.

The ADCs used to convert solar data from the HgCdTe and InSb detectors cannot be triggered externally. The conversion process runs continuously and produces a time-domain data stream with each value corresponding to a point in time. Through re-sampling, this data stream must be converted to the path-difference domain in order to remove frequency modulation in the time-domain caused by variations of the mirror velocity (see Figure 2.3) [1, 8].

Re-sampling reduces the number of points from $192\times 2.5\text{ sec} = 480,000$ for each solar detector to $2^{18} = 262,144$ points for the HgCdTe detector and $2^{19} = 524,288$ for the InSb detector. Additionally, laser interferogram data is no longer needed after re-sampling and can be freed from memory. This data accounts for 1/3 of all raw data, as shown in the calculation below [1].

\[
\frac{16\text{ bit} \times 384000\text{ samp sec}}{(2 \times 32\text{ bit} \times 192000\text{ samp sec}) + (16\text{ bit} \times 384000\text{ samp sec})} = \frac{1}{3}
\]

Thus, removing the laser interferogram data reduces data volume by 3/2. From the initial raw interferogram data, the net reduction due to re-sampling is:

\[
\frac{2 \times 480000}{262144 + 524288} \times \frac{3}{2} = 1.83
\]

Next, phase correction (using convolution) is performed in order to make the interferogram symmetrical about the ZPD. Being symmetrical, the two halves of the interferogram...
Table 2.1: Reduction in data volume due to on-board data processing

<table>
<thead>
<tr>
<th>Data Processing Step</th>
<th>Reduction Factor</th>
<th>Data Size (Mbytes)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Raw Interferogram</td>
<td>- - -</td>
<td>659.18</td>
</tr>
<tr>
<td>Interferogram Re-sampling</td>
<td>1.83</td>
<td>360.21</td>
</tr>
<tr>
<td>Phase Correction</td>
<td>2.00</td>
<td>180.10</td>
</tr>
<tr>
<td>Fast Fourier Transformation</td>
<td>6.10</td>
<td>29.53</td>
</tr>
<tr>
<td>Spectra Averaging</td>
<td>2.00</td>
<td>14.76</td>
</tr>
<tr>
<td>Lossless Compression</td>
<td>1.80</td>
<td>8.20</td>
</tr>
<tr>
<td><strong>Net Data Reduction</strong></td>
<td><strong>80.37</strong></td>
<td><strong>8.20</strong></td>
</tr>
</tbody>
</table>

can be averaged together further reducing the amount of data by a factor of 2. Following this step, the spectrum is computed with a fast Fourier transform (FFT) which produces an output with a smaller dynamic range than the interferogram. This resulting data can be represented with 16 bits instead of the 32 bits originally used for the interferogram (2x data reduction). Additional data reduction is attained from reducing the spectral range. The computed spectrum has a range of 5243 \( \text{cm}^{-1} \) for each solar detector, yet the data desired is in the 850-4300 \( \text{cm}^{-1} \) range and combined into one channel. Altogether, for the two solar detectors, the FFT reduces data volume by the factor computed below [1].

\[
2 \times 2 \times \frac{5243 \text{cm}^{-1}}{(4300 \text{cm}^{-1} - 850 \text{cm}^{-1})} = 6.1
\]

The final two steps in reducing the data volume are spectra averaging and compression. Averaging scans taken above the atmosphere reduces data volume by a factor of 2. Lossless compression achieves a 1.8 reduction in the data volume. The combined reduction in the volume of data to be transmitted to Earth is summarized in Table 2.1[1].

### 2.3 First Evaluation on FPGAs

In 2005, NASA Jet Propulsion Laboratory evaluated the performance of the FTIR spectrometry algorithm on the V2P FPGA and compared it to the radiation hardened BAE RAD750 SBC. The FPGA hosted a PPC405 CPU implementation of the algorithm without putting any portions in the reconfigurable hardware. Figure 2.4 on the following page gives a brief overview of the two processing platforms. Table 2.2 on the next page presents the results from that research task. The results clearly indicate that the V2P falls far behind the RAD750. Furthermore, not even the RAD750 can process the data fast enough to meet the time requirement of 112 minutes. Thus, not one but two RAD750 SBCs are required for the MATMOS instrument.
Rad-750
- 20 W total power
- 133 MHz CPU speed
- 16 Gbit addressable memory
- Flight qualified for Deep Impact & MRO

Xilinx (Virtex II Pro)
- 5 W total power
- 300 MHz (PPC CPU Core)
- No floating-point unit
- Not yet flight qualified

Figure 2.4: The BAE RAD750 SBC and the Xilinx V2P board [2]

<table>
<thead>
<tr>
<th>Processor: RAD750</th>
<th>Xilinx</th>
<th>Xilinx</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating System: VxWorks</td>
<td>Linux</td>
<td>Linux</td>
</tr>
<tr>
<td>Clock Speed: 133 MHz</td>
<td>300 MHz</td>
<td>300 MHz</td>
</tr>
<tr>
<td>Memory: 128 MB</td>
<td>128 MB</td>
<td>128 MB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Software Component</th>
<th>RAD750</th>
<th>Xilinx Linux</th>
<th>Xilinx Linux</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reject Dark Interferograms</td>
<td>&lt;1</td>
<td>&lt;1</td>
<td>&lt;1</td>
</tr>
<tr>
<td>Interferogram Re-sampling</td>
<td>69</td>
<td>3404</td>
<td>780</td>
</tr>
<tr>
<td>Non-Linearity Correction</td>
<td>1</td>
<td>14</td>
<td>4</td>
</tr>
<tr>
<td>Phase Correction</td>
<td>42</td>
<td>488</td>
<td>142</td>
</tr>
<tr>
<td>Fast Fourier Transformation</td>
<td>15</td>
<td>272</td>
<td>90</td>
</tr>
<tr>
<td>Spectra Averaging</td>
<td>2</td>
<td>(10)</td>
<td>(3)</td>
</tr>
<tr>
<td>Lossless Compression</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Total (112 min available)</strong></td>
<td><strong>130 min</strong></td>
<td><strong>4200 min</strong></td>
<td><strong>1020 min</strong></td>
</tr>
</tbody>
</table>

Table 2.2: Results of NASA JPL research task comparing FTIR spectrometry execution times between the BAE RAD750 SBC and the Xilinx V2P board [2]
There are a couple of reasons why the V2P takes so much longer to process the data, namely cache size, instruction issue rate, and hardware floating-point support. The RAD750 SBC contains a variant of the PowerPC750 (PPC750) processor with 32 Kbytes data and 32 Kbytes instruction L1 cache [9]. The V2P has a PPC405 processor with 16 Kbytes data and 16 Kbytes instruction L1 cache [10]. In an application such as this, the tremendous data processing requires frequent accesses to external memory. A larger L1 cache means that more data can fit in this high speed memory resulting in fewer cache misses and fewer accesses to main memory, which carries with it a high latency [1].

Another reason for the RAD750 performing so much better is the instruction issue rate of the PPC750 processor. As this processor is a superscalar, multiple instructions can be fetched, dispatched, and executed in one cycle. In particular, the PPC750 can fetch up to four instructions, dispatch up to two instructions, and execute up to six instructions per clock cycle. The PPC405 processor is a scalar processor with a single issue execution pipeline [11, 12].

The lack of a hardware floating-point unit in the V2P, however, is an even larger performance hit than the size of the cache or the instruction issue rate. The RAD750 has a hardware floating-point unit which performs all floating-point operations and reports the results back to the processor. The V2P FPGA does not have a hardware floating-point unit requiring that all floating-point operations be emulated in the software. Software emulation is inherently slower than computation done with dedicated hardware. The steps in the FTIR spectrometry algorithm require significant floating point calculations. Even with its higher processor frequency (300 MHz vs. 133 MHz) and special optimization library (IBM Perflib), the V2P still lags far behind the RAD750. Although its small size/weight and low power consumption is very favorable for future space flight, in its basic configuration the V2P does not meet MATMOS’s data processing requirements [1].

The only way a hybrid-FPGA solution could come close to the performance of the RAD750 is by integrating a dedicated floating-point unit, implementing certain portions of the algorithm in the FPGA fabric, and optimizing the code to make the best use of the hardware resources on the FPGA. This, along with the advanced capabilities of the Xilinx Virtex-4FX FPGA (described in the next chapter), is the motivation for this thesis.
Chapter 3

Xilinx Virtex-4 FX Hybrid-FPGA

New innovations in the field of reconfigurable computing have recently led to the development of FPGAs with multiple embedded processors. Such a computing platform, known as a hybrid-FPGA, offers the versatility of running diverse software applications on embedded processors while at the same time taking advantage of tightly coupled reconfigurable hardware resources. This allows for the exploitation of coarse-grain data-parallelism via the software as well as fine-grain data-parallelism via the reconfigurable hardware. The recently released Virtex-4 FX (V4FX) FPGA is a true hybrid-FPGA with up to two embedded PPC405 processors. Additionally, the auxiliary processor unit (APU) controller inside each PPC405 core can interface to custom hardware co-processors implemented in the FPGA fabric. This efficient, high speed, low latency interface feeds directly into the processor instruction pipeline, allowing for the extension of the instruction set architecture with user defined instructions (instruction augmentation). With these and other features, the Xilinx Virtex-4 FX FPGA delivers breakthrough performance previously impossible with traditional processors and reconfigurable devices.

This chapter introduces the Virtex-4 FPGA, describes the architecture of the V4FX hybrid-FPGA, and provides an overview of its main features. In particular, processor choices, system buses, and the new auxiliary processor unit controller are described in detail. The chapter concludes with an overview of the target platform for this thesis - the Xilinx ML410 development board.

3.1 Xilinx Virtex-4 FPGA Overview

Devices in Xilinx's Virtex family of FPGAs are known as Platform FPGAs because of the features they deliver for use in system-on-chip (SoC) applications. Built in low power, 90 nm technology, the Virtex-4 comes in three flavors that are tailored to specific applications.

The three Virtex-4 platforms, in the order of release, are:
• LX: Logic optimized
• SX: Signal processing optimized
• FX: Full-featured, with embedded processors

The LX platform has the most general purpose logic resources and is targeted at logic-intensive applications, such as complex interfaces and advanced digital systems. The SX platform has the largest amount of specialized digital signal processing (DSP) blocks, making it ideal for signal processing applications such as filter design or digital image processing. The full-featured FX platform has the highest amount of on-chip memory resources and comes with up to two embedded processors, making it a true hybrid-FPGA. This is a great platform for implementing complete embedded systems that require a robust interface between software and custom hardware [13].

In all three platforms, the Virtex-4 FPGA comes with a rich set of common features, including:

• 500 MHz system clocking
• 1+ Gbps IOBs (input/output blocks)
• 256 giga multiply-accumulate operations per second (GMACS) DSP circuitry (18x18)
• Block RAM with built-in error checking and correction (ECC)

The features above, and others not listed, make the Virtex-4 a very powerful FPGA platform that is suitable for a wide range of applications. According to Xilinx, this FPGA consumes much less power than other competing 90 nm FPGAs, making it ideal for low-power designs [14].

3.2 The Hybrid-FPGA Concept

A hybrid-FPGA is a device that contains one or more processor cores inside a sea of reconfigurable logic resources. The Virtex-4 FX FPGA is a true hybrid-FPGA as it contains up to two PowerPC 405 processor cores embedded inside the FPGA fabric.

3.2.1 Motivation

The hybrid-FPGA concept emerged from the trade-off that developers had to make when selecting a computing platform to meet their processing requirements. The trade-off was
between using FPGAs that took advantage of spatial computing and general-purpose processors (GPPs) that took advantage of temporal computing (see Figure 3.1). Under spatial computing, the functionality and connectivity of hardware elements is fixed. Under temporal computing, a processor runs a fixed set of instructions while sharing a functional unit. While spatial computing may offer more efficient implementations of certain algorithms (due to dedicated hardware), temporal computing is more flexible and can accommodate complex, irregular tasks [15].

The hybrid-FPGA offers the benefits of both spatial and temporal computing by including a processor core among the reconfigurable logic and providing an interface between the software and hardware domains. This is an ideal platform for high performance computing applications that are characterized by complex software tasks which interface with algorithms implemented in hardware.

3.2.2 Previous Work

A distant relative of the hybrid-FPGA concept is the RISC4005/R16 FPGA processor implementation by Philip Freidin (Fliptronics) in 1991 [13]. The RISC4005/R16 features a 16 bit RISC processor core implemented on Xilinx’s XC4005 FPGA. The instruction set architecture (ISA) is similar to AMD 29000 RISC and can be extended. This design, however, uses 75% of the available resources on the FPGA and leaves little room for other hardware components [16]. The V2P and the V4FX FPGAs feature embedded processors that do not take additional logic resources, thus leaving much room for custom hardware.
The GARP processor (Berkeley, 1997) is architecturally very similar to the V2P and the V4FX. GARP contains a MIPS-II-based processor and a reconfigurable array all on one chip (see Figure 3.2). Both the processor and the reconfigurable array have independent access to the off-chip memory. GARP’s reconfigurable array consists of blocks similar to the CLBs of the Xilinx 4000 series. By today’s standards, such reconfigurable logic is rather simplistic as it does not offer some of the more sophisticated features such as DSP blocks, dedicated multipliers, and multi-gigabit transceivers (MGTs). Furthermore, GARP was never actual built and exists only on paper (although the full layout has been done). However, GARP does offer some features that the V2P and the V4FX do not have, the most notable being fast, on-the-fly reconfiguration. The main processor in GARP can issue a command to very quickly reconfigure the hardware. The V2P and the V4FX may need seconds to do a full reconfiguration [17].

3.3 Virtex-4 FX Hybrid-FPGA

The V4FX FPGA is a relatively new device and is considered a true hybrid-FPGA as it comes with up to two embedded PowerPC 405 processor cores. In addition to the standard features on all Virtex-4 FPGAs, the V4FX also includes:

- 450 MHz, 680 DMIPS PowerPC 405 processing
- 622 Mbps - 6.5 Gbps multi-gigabit transceivers (RocketIO MGTs)
The following sections will discuss V4FX architecture, including the processing choices (hard PowerPC 405 or soft MicroBlaze), the system interfaces, and the APU controller. The APU controller is a key component in the V4FX hybrid-FPGA as it provides an efficient interface to HW accelerators in the FPGA fabric and supports ISA extension (instruction augmentation) [18].

### 3.3.1 PowerPC 405 Embedded Hard Processor

Developed by IBM, up to two PPC405 processors are embedded in the V4FX hybrid-FPGA as hard IP cores (do not take additional resources). Natively, the PPC405 is a big-endian processor although it can switch to the little-endian mode. The PPC405 features (as shown in Figure 3.3) [19]:

- Up to 450 MHz operation
- 32-bit Harvard architecture (RISC, separate data and instruction caches / interfaces)
Figure 3.4: PPC405 pipeline utilization by instruction type [19]

- Five-stage single issue execution pipeline
- 32 general-purpose registers (GPRs)
- 16 KB 2-way set-associative instruction and data caches
- Write-back (default) or write-through policy for data cache
- 64-entry unified HW TLB memory management unit (MMU)
- Variable page sizes (1KB - 16KB)
- Block RAM (BRAM) interface via on-chip memory (OCM) controllers

The PPC405 five-stage pipeline consists of a fetch, decode, execute, write-back, and load write-back stages (see Figure 3.4). The fetch and decode stages ensure a well fed instruction pipeline with up to two instructions in the fetch queue. The single execute unit contains the GPR register file, the arithmetic logic unit (ALU), and the multiply-accumulate (MAC) unit, but it does not include a floating-point unit (FPU). The PPC405 can natively handle 32-bit PowerPC integer instructions only. However, the APU controller provides an interface to execute instructions that are not part of the PPC405 ISA in custom co-processors, which may include a FPU in the FPGA fabric [19].
Table 3.1: MicroBlaze Performance for Xilinx FPGAs (with multiplier and barrel shifter) [20]

<table>
<thead>
<tr>
<th>FPGA</th>
<th>Size</th>
<th>Clock Freq.</th>
<th>DMIPS</th>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtex-5</td>
<td>1,010 LUTs</td>
<td>210 MHz</td>
<td>240</td>
<td>1.15 DMIPS/MHz</td>
</tr>
<tr>
<td>Virtex-4</td>
<td>1,809 LUTs</td>
<td>160 MHz</td>
<td>184</td>
<td>1.15 DMIPS/MHz</td>
</tr>
<tr>
<td>Spartan-3 (Performance)</td>
<td>1,843 LUTs</td>
<td>100 MHz</td>
<td>115</td>
<td>1.15 DMIPS/MHz</td>
</tr>
<tr>
<td>Spartan-3 (Size)</td>
<td>1,350 LUTs</td>
<td>100 MHz</td>
<td>92</td>
<td>0.92 DMIPS/MHz</td>
</tr>
</tbody>
</table>

3.3.2 MicroBlaze Soft Processor

An alternative to the hard PPC405 processor is the soft MicroBlaze core. Soft cores are implemented from reconfigurable resources and are thus very portable between different FPGA families. Table 3.1 shows the size and performance of the MicroBlaze processor on different Xilinx FPGAs. As a reference, the V4FX60 FPGA (targeted in this thesis) has 50,560 LUTs.

Like the PPC405, the MicroBlaze is a 32-bit RISC processor. Except for the amount of FPGA resources, there is no limit to how many MicroBlaze processors can be instantiated on a single FPGA. The MicroBlaze is a big-endian processor with the features listed below [21]. The MicroBlaze core block diagram is shown in Figure 3.5.

- 32-bit Harvard architecture (RISC, separate data and instruction caches / interfaces)
• Three-stage (area optimized) or five-stage (performance optimized) single issue execution pipeline

• 32 general-purpose registers (GPRs)

• Up to 64 KB 1-way associative instruction and data caches via Xilinx CacheLink (XCL) interface

• Write-through policy for data cache

• Block RAM (BRAM) interface via local memory bus (LMB) controllers

• Optional features (selectable by user):
  – Hardware barrel shifter
  – Hardware multiplier
  – Hardware divider
  – Single-precision FPU

The depth of the pipeline can be configured as either three-stage (area optimized) or five-stage (performance optimized). The three-stage pipeline has only the fetch, decode, and execute stages. The five-stage pipeline has the fetch, decode, execute, access memory, and write-back stages. The optional FPU is a very popular feature as it provides seamless support for single-precision floating-point operations and delivers up to 50 MFLOPs peak performance. The MicroBlaze processor also supports hardware co-processor integration via the fast simplex link (FSL) interface (also available on PPC405 systems). The FSL channels provide unidirectional high-speed data streams and interface directly into the processor pipeline. In a PPC405 system, the APU controller with the fabric co-processor bus (FCB) is a better choice for communicating with hardware co-processors as this interface supports instruction decoding and larger data transfers. The MicroBlaze processor can host up to eight FSL channels (each with one input and output port) [21].

3.3.3 System Interfaces

This section describes the system interfaces that are typical to a SoC implementation on a Xilinx V4FX FPGA. Both PPC405 and MicroBlaze interfaces are presented. As both processors are in Harvard architecture, the interfaces listed below (except DCR, FCB, and FSL) have an instruction and data side denoted with the letters 'I' and 'D', respectively,
in front of the interface name (for example, IPLB, DPLB, IOPB, DOPB, etc...). Master and slave interfaces are denoted with the letters 'M' and 'S', respectively, in front of the interface name (for example, MOPB, SOPB, etc...).

**PLB** (Processor Local Bus - PPC405 only). This bus is for high speed and high performance peripherals, such as memory. The processor accesses this bus through the instruction and data cache controllers. Separate 32-bit address and 64-bit data buses are provided. The PLB interface can have up to 16 masters and 16 slaves, with arbitration [19, 22].

**OPB** (On-chip Peripheral Bus - PPC405 and MicroBlaze). This bus is for less demanding peripherals that do not need to communicate with the processor very frequently and do not need high bandwidth (for example, UART controller). Peripherals on the OPB communicate with the processor either directly (for MicroBlaze) or via a bridge to the PLB (for PPC405). The OPB can have up to 16 masters and 16 slaves, with arbitration. This bus supports 32-bit transactions [19, 23].

**DCR** (Device Control Register - PPC405 only). This 32-bit data, 10-bit address bus is for accessing on-chip configuration and IP control registers. Through this bus, the processor can control IP cores directly. Multiple IPs are connected to this bus in a daisy-chain fashion (up to 16 IPs in a chain) [19, 24].

**OCM** (On-chip Memory - PPC405 only). This bus is for connecting local on-chip memory to the processor. Non-cacheable access to this memory usually occurs in a 1:1 or 2:1 time frame ratio compared to access to cached memory through the cache controllers (depending on processor frequency and amount of memory). This bus supports 32-bit bi-directional data-side memory transfers and 64-bit uni-directional instruction-side memory transfers. There is no bus arbitration, so one processor master/slave pair is allowed. On-chip memory connected through the OCM interface often holds interrupt routines that require low-latency access or frequently used data arrays such as filter coefficients in DSP applications. Being non-cacheable, such usage of on-chip memory reduces cache pollution and thrashing [19, 25].

**FCB** (Fabric Co-processor Bus - PPC405 only). This 32-bit bus is used for connecting fabric co-processor modules (FCM) to the auxiliary processor unit (APU) controller. There is no bus arbitration, so one processor master / multiple slaves are allowed. Each slave must decode a unique set of instructions presented on the FCB. This
interface provides a high bandwidth and low latency connection that integrates directly into the processor pipeline. The FCB is the primary choice for integrating high performance co-processors to the PowerPC system as it provides a mechanism for instruction decoding and allows for larger data transfers (quad word load/store) [26].

FSL (Fast Simplex Link - PPC405 and MicroBlaze). This 32-bit bus provides a unidirectional point-to-point communication interface (FIFO-based) between any two elements on the FPGA. The MicroBlaze processor can communicate with up to eight FSL channels (in each direction). The PPC405 supports up to 32 FSL channels through the APU controller [27].

LMB (Local Memory Bus - MicroBlaze only). This local 32-bit bus is used to connect BRAM memory to the MicroBlaze processor. Separate read and write ports are provided. There is no arbitration, so one processor master and up to 16 slaves are allowed [28].

XCL (Xilinx Cache Link - MicroBlaze only). This is the MicroBlaze cache interface, providing a point-to-point link between main memory and cache implemented out of on-chip memory. Up to two MicroBlaze processors can use the XCL interface as main memory controllers have only 4 XCL ports (each processor requires one port for data and one for instruction) [29].

Table 3.2 on the following page provides an overview of the five most common buses in a Xilinx embedded processor system (PLB, OPB, DCR, OCM, and LMB).

3.3.4 Auxiliary Processor Unit Controller

Arguably the most notable feature of the V4FX is the auxiliary processor unit (APU) controller that tightly couples custom co-processors built in the FPGA fabric to the PPC405 core. It is the APU that sets the V4FX apart from its predecessor, the V2P.

The APU provides accelerated system performance by managing the interface between a fabric co-processor module (FCM) and the processor core. As seen in Figure 3.6 on page 24, the APU connects into the PPC405 instruction pipeline and is able to negotiate the transfer of particular instructions and data to the appropriate FCMs that support such operations. This high bandwidth and low latency direct interface to HW accelerators makes it possible to extend the native PowerPC 405 instruction set with certain special instructions as well as with completely custom, user-defined instructions [30].
<table>
<thead>
<tr>
<th>Feature</th>
<th>CoreConnect Buses</th>
<th>Other Buses</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>PLB</td>
<td>OPB</td>
</tr>
<tr>
<td>Processor family</td>
<td>PPC405</td>
<td>PPC405, MicroBlaze</td>
</tr>
<tr>
<td>Data bus width</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>Address bus width</td>
<td>32</td>
<td>32</td>
</tr>
<tr>
<td>Clock rate, MHz (max)(^1)</td>
<td>100</td>
<td>125</td>
</tr>
<tr>
<td>Masters (max)</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>Masters (typical)</td>
<td>2-8</td>
<td>2-8</td>
</tr>
<tr>
<td>Slaves (max)(^2)</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>Slaves (typical)</td>
<td>2-6</td>
<td>2-8</td>
</tr>
<tr>
<td>Data rate (peak)(^3)</td>
<td>800 MB/s</td>
<td>500 MB/s</td>
</tr>
<tr>
<td>Concurrent read/write</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Address pipelining</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Bus locking</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Retry</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Timeout</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Fixed burst</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Variable burst</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Cache fill</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Target word first</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>FPGA resource usage</td>
<td>High</td>
<td>Medium</td>
</tr>
<tr>
<td>Compiler support for load/store</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

**Notes:**
1. Maximum clock rates are estimates and are presented for comparison only. The actual maximum clock rate for each bus is dependent on device family, device speed grade, design complexity, and other factors.
2. Maximum value set by maximum allowed parameter value specified in the core. Actual bus specification does not limit this value.
3. Peak data rate is the maximum theoretical data transfer rate at the clock rate shown for each bus.

Table 3.2: Most common buses used in Xilinx embedded processor systems [28]
Figure 3.6: The APU integrates directly into the processor pipeline and decodes soft co-processor supported instructions [30]

The APU supports three types of instructions:

- APU load/store (direct to hardware, up to 16 bytes, quadword)
- PPC floating-point instructions
- User-defined instructions (UDIs)

To determine whether an instruction is CPU-bound or APU-bound, both the CPU and the APU simultaneously attempt to decode the instruction. If the instruction is found to be a CPU-bound instruction, execution continues as normal and the APU does not get involved further. If the instruction is found to be an APU-bound instruction, the CPU waits for a response back from the APU, which determines whether this instruction is a supported (valid) or unsupported (invalid). An exception is generated if the CPU does not get a response within one cycle. If the APU responds that the instruction is indeed a valid one, operands are fetched from the CPU to the APU and passed to the hardware co-processor for execution. The result from the hardware co-processing is delivered back to the CPU (via the APU) into the write-back stage [30].

Since the CPU typically runs at a higher frequency than the custom FCMs, a synchronization mechanism is necessary to handle the transfer of data between the two units. The APU manages this synchronization completely independently. The APU knows when
to read operands from the CPU and when to return with the results. The developer never needs to get involved in managing the CPU-APU interface, thus streamlining the design process [30].

The APU supports both autonomous and non-autonomous instructions. Autonomous instructions do not require the CPU to stall and wait for the result while the instruction is being executed. Non-autonomous instructions do require the CPU to stall and wait for the result. These instructions can be further broken down into blocking and non-blocking instructions. Blocking instructions suppress all asynchronous exceptions and interrupts which may be generated while the instruction is being executed. Non-blocking instructions allow for exceptions and interrupt to be serviced, but in effect must flush the HW co-processor [30].

3.4 ML410 Development Board

The target platform for this thesis is the Xilinx ML410 Development Board which features the V4FX60 FPGA. This FPGA is in the -11 speed grade thus allowing the dual embedded PPC405 cores to operate at up to 400 $MHz$ when the APU controller is not in use or up to 275 $MHz$ when the APU controller is in use (as is the case for much of the work in this thesis) [31].

This board comes in a standard ATX form factor with 64 Mbytes of component DDR memory (32-bit) and 256 Mbytes DDR2 DIMM memory (64-bit). The DDR memory is capable of running at up to 266 $MHz$, however the available memory controller IP core operates at 100 $MHz$, thus delivering PC-1600 performance (1.6 Gbytes/sec). In the case of DDR2, the controller IP core can integrate with a 266 $MHz$ memory module, however, the module supplied with the board is capable of running at up to 200 $MHz$, thus delivering PC2-3200 performance (3.2 Gbytes/sec) [32].

The board also features a SystemACE compact flash controller, dual Ethernet PHYs, PCI and PCI express interfaces, VGA interface, USB ports, and much more. The SystemACE controller can be used to access data on a compact flash card (non-volatile storage) and also has the ability to configure the FPGA with hardware bitstreams and software object codes stored in one of eight configuration locations on the card. A complete listing of all the features on the ML410 board is presented in Figure 3.7 on the following page. A block diagram of the interconnection between peripherals is shown in Figure 3.8 on page 27 [32].
Figure 3.7: The ML410 development board [32]
Figure 3.8: ML410 interfaces block diagram [32]
Chapter 4

FTIR Base System

This chapter presents the hardware generation and software configuration of the FTIR base system. The starting point for this work is FORTRAN source code and simulated interferograms provided by NASA Jet Propulsion Laboratory as a result of the V2P research task [2]. The software contains only the three most time consuming data processing steps in Table 2.2 on page 11 - interferogram re-sampling, phase correction and fast Fourier transformation. The base system, implemented on the ML410 development board, must have adequate hardware resources to execute the software, which must first be ported to the PowerPC processor.

The input data represents simulated time-domain interferograms from the reference laser (Ge detector) and the InSb detector (see Figure 4.1 on the next page). Note that the reference laser interferogram is just a sine wave modulated in frequency by the scanner velocity fluctuations. An HgCdTe interferogram is not included as its processing is very similar to that of the InSb interferogram. The input data is stored in two columns of single-precision floating-point numbers in ASCII format and represents the number of photons striking the detector in the sample time. The first column is the reference laser interferogram and the second column is the InSb interferogram. The file size is roughly 38 Mbytes.

4.1 Generating a Hardware Platform

The FTIR base system hardware platform is built from scratch using the Xilinx Platform Studio (XPS) and the Base System Builder (BSB) in the Embedded Development Kit (EDK). A system diagram, showing the main buses and system components, is presented in Figure 4.3 on page 31 while a detailed description follows below.

First, it is necessary to select and configure the processor and its system interfaces. The hard PPC405 processor is selected for FTIR data processing as it delivers much higher performance than the soft MicroBlaze processor. Next it is configured with the following
Figure 4.1: Simulated time-domain interferograms used as input data [2]

Figure 4.2: PPC405 base system configuration
options (see Figure 4.2 on the previous page):

- 100 $MHz$ (max) PLB and OPB bus clock frequency for highest possible transfer rates on system buses
- 200 $MHz$ processor clock frequency$^1$
- Cache enabled for maximum performance (instruction and data, burst and/or cache-line)

The FPU is not selected as part of the base system in order to obtain a benchmark without any hardware co-processors. On-chip memory is also not selected because it is of little use in the FTIR system as all data and text sections are significantly larger than OCM capacity (64 Kbytes max for data and 128 Kbytes max for instruction). Furthermore, OCM may limit system performance as it is harder to meet timing constraints at higher system frequencies with OCM connected to the processor.

Next, various bused peripherals are selected. An OPB RS232 UARTLITE peripheral is selected for standard input/output (I/O) functionality over a serial null modem link to the host PC (and HyperTerminal). The baud rate is set to 115200 for maximum I/O performance. An OPB SystemACE controller is also included for access to the compact flash (CF) card. The simulated time-domain interferogram will be stored on the non-volatile CF card and read into system RAM for processing. This will eliminate the need to download the input data from the PC directly to the FPGA system RAM every time it boots. Furthermore, storing the interferogram data on the CF card better resembles the MATMOS instrument computer which reads in raw interferograms into RAM from the instrument memory bank. As for memory, the FTIR base system utilizes the PLB DDR2 memory controller which interfaces to the external 256 Mbytes DDR2 DIMM. This is the largest capacity highest performance volatile memory available on the ML410 development board. PLB BRAM memory is not necessary in this or other system builds as it is too small to hold any critical text or data sections and would only create an extra load on the PLB if utilized.

One final component that is included in the base system (as well as all other system builds) is the MGT protector core. This core initializes the MGTs to a known state in a

---

$^1$Although the PPC405 core on the V4FX60 -11 speed grade FPGA can be clocked at up to 400 $MHz$, the use of the APU controller (in later builds) limits this frequency to 275 $MHz$. A 200 $MHz$ processor clock is selected as it is an integer multiple of the bus frequency and is easier to work with in terms of the on board digital clock managers (DCM).
system that does not utilize them for data transfer. This is absolutely necessary due to an issue with the Virtex-4 FX that may lead to a breakdown of the MGTs if they are left in an uninitialized state for too long\(^2\).

The FTIR base system builds meeting all timing constraints that are automatically generated based on bus/memory/CPU frequencies. The default synthesis and implementation options are used. The device utilization, shown in Table 4.1 on the following page, is rather modest with only 13% of slices occupied.

\(^2\)For more information on this, please see Xilinx answer record #22471.
<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
<th>Note(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Flip Flops</td>
<td>3,511</td>
<td>50,560</td>
<td>6%</td>
<td></td>
</tr>
<tr>
<td>DCM autocalibration logic</td>
<td>14</td>
<td>3,511</td>
<td>1%</td>
<td></td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>2,722</td>
<td>50,560</td>
<td>5%</td>
<td></td>
</tr>
<tr>
<td>DCM autocalibration logic</td>
<td>8</td>
<td>2,722</td>
<td>1%</td>
<td></td>
</tr>
<tr>
<td><strong>Logic Distribution</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of occupied Slices</td>
<td>3,330</td>
<td>25,280</td>
<td>13%</td>
<td></td>
</tr>
<tr>
<td>Number of Slices containing only related logic</td>
<td>3,330</td>
<td>3,330</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of Slices containing unrelated logic</td>
<td>0</td>
<td>3,330</td>
<td>0%</td>
<td></td>
</tr>
<tr>
<td><strong>Total Number of 4 input LUTs</strong></td>
<td>3,642</td>
<td>50,560</td>
<td>7%</td>
<td></td>
</tr>
<tr>
<td>Number used as logic</td>
<td>2,722</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as a route-thru</td>
<td>136</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used for Dual Port RAMs</td>
<td>648</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as Shift registers</td>
<td>136</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of bonded IPADs</td>
<td>32</td>
<td>72</td>
<td>44%</td>
<td></td>
</tr>
<tr>
<td>Number of bonded OPADs</td>
<td>32</td>
<td>32</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>146</td>
<td>576</td>
<td>25%</td>
<td></td>
</tr>
<tr>
<td>Number of BUFG/BUFGCTRLs</td>
<td>6</td>
<td>32</td>
<td>18%</td>
<td></td>
</tr>
<tr>
<td>Number used as BUFGs</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as BUFGCTRLs</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of DCM ADVs</td>
<td>2</td>
<td>12</td>
<td>16%</td>
<td></td>
</tr>
<tr>
<td>Number of PPC405 ADVs</td>
<td>2</td>
<td>2</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of JTAGPPCs</td>
<td>1</td>
<td>1</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of IDelayCTRLs</td>
<td>4</td>
<td>20</td>
<td>20%</td>
<td></td>
</tr>
<tr>
<td>Number of GT11s</td>
<td>16</td>
<td>16</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td><strong>Total equivalent gate count for design</strong></td>
<td>102,726</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Additional JTAG gate count for IOBs</td>
<td>10,080</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 4.1: Device utilization summary for FTIR base system
4.2 Configuring Software

With the hardware platform ready, the software needs to be prepared for execution on the embedded PPC405 processor. It must be ported from FORTRAN to C and then cross-compiled for the PPC405 processor from XPS using the GCC compiler. Prior to porting the software, it is important to first understand the structure of the FORTRAN source and its functions.

4.2.1 Software Structure

The diagram in Figure 4.5 on the next page shows the software flow of the FTIR spectrometry algorithm used in this thesis (top level FORTRAN code is shown in Appendix C.4 on page 103). The program begins by computing a matrix of windowed interpolation operators as part of the \texttt{pcoper} routine. Then it enters a loop for all scans in one occultation. The software assumes 52 interferograms per occultation, or 104 interferograms per orbit (two occultations). However, for testing purposes, only one interferogram (middle one, #26) is processed with only one iteration in the loop and for only one of two solar detectors.

The processing of the raw interferogram begins with reading the data into system RAM. On a PC, this data comes from a text file stored on the hard disk. After the data is read, the \texttt{t2f} routine re-samples the time-domain interferogram to the path-difference domain. Then the \texttt{ipplite} routine computes the spectrum (phase correction and fast Fourier transformation). At the end, the computed spectrum, in full or in part, is dumped to the screen. This data can be plotted to produce graphs shown in Figure 4.4 on the next page.

The original software was slightly modified in its last step. It no longer prints the partial spectrum (1000 points from 3/5 of the full spectrum) to the screen as in:

```c
    do indexa=(3*specount)/5,(3*specount)/5+1000
        write(*,'(SP1PE16.8E2)') ryir(indexa,jdet)
    enddo
```

Instead, this data was stored to a text file and used as a reference spectrum. The program now compares a section of its calculated spectrum to the reference spectrum from file and prints out the maximum deviation to the screen. This was done in preparation to porting the software to the FPGA platform and determining whether the FPGA system
Figure 4.4: The spectrum produced from simulated interferogram data [2]

Figure 4.5: Software flow of the FTIR spectrometry algorithm
produces accurate results. The changes to the code are displayed below.

```fortran
 122 c Search for max deviation between reference and calculated
 123 c
 124 maxdev=0.0
 125 chkdev=1
 126 chkoff=((3*specount)/5)-1
 127 do indexa=1,chkcnt
 128    curdev=abs(chkspe(indexa)-ryir(chkoff+indexa,jdet))
 129    if (curdev.gt.maxdev) then
 130       maxdev=curdev
 131       chkdev=indexa
 132    endif
 133 enddo
 134 write (*,*)'Maximum deviation of ',maxdev/chkspe(chkcnt),
 135 & ' at ',chkdev
```

One final modification that is necessary prior to porting is the removal of all I/O operations, except for simple string printing. This was determined through trials of porting the FORTRAN source to C and compiling it with the GCC compiler supplied in XPS. The GCC compiler would not successfully compile code that was ported without first removing file I/O and printing of local variables. The FTIR spectrometry software with the necessary I/O commented out and ready to be ported to C is shown in Appendix C.5 on page 106.

### 4.2.2 Porting FORTRAN to C for PPC405 Embedded Processor

The FTIR spectrometry algorithm is written in FORTRAN. In order to execute it on the PowerPC 405 embedded processor and evaluate performance, the algorithm has to be converted to C for use with the GCC compiler in XPS. The FORTRAN-to-C Converter (f2c) from AT&T Bell Laboratories does this conversion automatically. Once converted, the code is linked with the FORTRAN-to-C Library (libf2c) [6]. For instructions on how to set up f2c, libf2c, and create a sample EDK project, please refer to Appendix A on page 89.

Once f2c is properly set up, the software can be converted to C with the following command (main FORTRAN source in matmos-ipp-chk-noio.f):

```
f2c -R -Nc40 matmos-ipp-chk-noio.f
```

The -R option is necessary so that f2c does not promote real (single-precision) functions and operations to double-precision. Such a promotion would adversely affect the execution time as double-precision arithmetic takes more CPU cycles than single-precision arithmetic. The -Nc40 option is necessary in order to allow for more continuation lines (starting with &) in a given FORTRAN statement than permitted by default. In this case, f2c is instructed to allow up to 40 continuation lines.
4.2.3 Modifying Converted Code

Once converted, the FTIR spectrometry C-source needs to be augmented with proper initialization code, file I/O functions, and timing routines\(^3\). All of the modifications made to the code are right before as well as inside the `MAIN__` function. Compact flash file I/O function are also added. A snapshot of the modified converted code can be seen in Appendix C.6 on page 109. A detailed description (referring to the code in Appendix C.6) follows below.

**Initialization**

Lines 14-59 contain the necessary `#include` and `#define` statements as well as file I/O function declarations. The timing functions provided by `xtime_l.h` (line 29) are only defined when profiling is turned off. This is to ensure that calls to timing functions do not interfere with code profiling which also uses the built in timers\(^4\). Cacheable memory regions are also defined in this code segment. Depending on the hardware build, the memory map may change. The `printfloat` function is defined and provides a mechanism for printing floating-point numbers to the screen. The standard `printf` function is too large and does not work well for printing floats on the PPC405 processor. The `read_data` and `write_data` compact flash I/O functions are also declared in this segment of code.

Further modification to the code in the initialization category can be seen on line 371 (defining `spechk` array to hold partial reference spectrum) and in lines 285-399. In the latter, the instruction and data caches are initialized and the SystemACE controller is cleared of any bad bits.

**File I/O**

Lines 638-717 define two functions that are responsible for reading from and writing to the CF card - `read_data` and `write_data`. Both read and write single-precision floating-point numbers in ASCII format. Although reading/writing in binary format is much more efficient, the ASCII format was chosen for easy portability between big-endian (PowerPC) and little-endian (x86) systems and for ease of plotting. The `read_data` function expects the input file (simulated interferogram) to have floating-point numbers in two columns and of particular width. The data is read one line at a time. The `write_data` function writes floating-point data (the spectra) to a file in a single column format with fixed width.

---

\(^3\)Modification to the code are blocked off with `/**/`.

\(^4\)All calls to timing functions are blocked off with `#ifndef PROFILING`
Timing and Others

Most of the other modifications deal with accessing the PowerPC timer for measuring the performance of data processing. Prior to calling a function, such as to convert to path difference domain (line 528), the free-running timer value is recorded and then accessed again after the function returns. The difference in CPU cycles is converted to an actual number of seconds (as in line 535).

Other changes include a slight modification of the for loop on line 574 to store 1000 points from the spectrum to a local array prior to comparing them to previously calculated reference data. Lines 599-609 allow the user to enable dumping calculated spectrum (in part or in full) to a file on the CF card. This data can later be used to compare the spectrum produced by the FPGA system to the known good result in Figure 4.4 on page 34.

4.3 Checking Processing Results

With both the hardware and the software ready for deployment, the ML410 board is configured for FTIR spectrometry data processing. The hardware bitstream is first downloaded from ISE, and then the software executable is downloaded from EDK. Prior to evaluating the performance of the system (in terms of execution time), it is first necessary to verify that the calculated spectrum is correct. The software reports that the maximum deviation in the partial spectrum is a negligible 0.0009795%. Further proof in the accuracy of data processing on the FPGA system can be seen in the plots produced from
the full and partial spectrum, displayed in Figure 4.6 on the preceding page. These are indistinguishable from the reference plots in Figure 4.4 on page 34.

### 4.4 Initial Performance Evaluation

With the accuracy of the results verified, the performance can now be evaluated. The FTIR base system running on the embedded PPC405 processor in the V4FX60 FPGA reports the execution times shown in the first column of Table 4.2. These times are presented next to the results obtained from the NASA JPL V2P research task (middle column) [2]. The V2P research task processed 104 interferograms with two detectors for two complete occultations. The FTIR base system processes one interferogram for one detector. The last column in Table 4.2 shows the scaled FTIR base system results for 104 interferograms and two detectors.

Although the V4FX system did not achieve a lower execution time than the V2P system (speedup = 0.91x), the overall efficiency of the V4FX system is higher. The V4FX took fewer CPU cycles to do the same amount of work as the V2P system. Comparing CPU cycles is valid in this case as both the V4FX and the V2P host a PPC405 processor with the same ISA. Thus the processor performs the same amount of work per cycle regardless of its clock rate. The slower clock rate does adversely affect the overall execution time, as is the case in the re-sampling step of the data processing. However, certain V4 enhancements in the reconfigurable logic (i.e. different slice architecture) are most likely

---

5The efficiency score is based on a CPU cycle count of $74,952 \times 10^{12}$. Any cycle count less than this value has a higher efficiency score.
Figure 4.7: Profiling results for FTIR base system

responsible for the improved execution time in the compute spectrum step, even at the slower clock rate.

Even though the V4FX system has a higher efficiency score (and the embedded processor will consume less power at 200 MHz), the more important goal is to demonstrate a reduction in execution time over previous implementations. An excellent tool to identify where in the software the CPU spends most of its time is the Xilinx profiler in the Software Development Kit (SDK)\(^6\). When software profiling is enabled, a timer is configured on the PPC405 processor to keep track of the amount of time spent in each function called. This data is stored in a memory region specified by the user and can later be downloaded to the host system (i.e. the development PC) for analysis. Profiling was performed on the FTIR base system with the results presented in Figure 4.7.

The graph in Figure 4.7 lists top ten time consuming functions called in the FTIR spectrometry algorithm. Not surprising, most functions called take up very minimal CPU time to execute. However, two functions stand out far above the rest, together taking up over 45% of the CPU time. These two functions are \texttt{atan} and \texttt{__ieee754_atan2}. From their names, it is clear that both come from the math library. After a close inspection

\(^6\)Xilinx SDK can provide very valuable information during profiling, however the software is still buggy and often does not profile correctly (if at all).
of the original FTIR C-source (Appendix C.6 on page 109), it was found that all math library functions were being called with double-precision arguments even though the input interferogram is in single-precision. Double-precision arithmetic is more complex than single-precision arithmetic and should be avoided when double-precision is not absolutely necessary. For the original FTIR C-source, this was the source of the bottleneck and the reason why the \( \text{atan} \) and \( \text{__ieee754_atan2} \) functions were taking up so much CPU time.
Chapter 5

Software Optimizations

This chapter introduces the software optimizations made to the FTIR spectrometry algorithm. This includes the removal of all double-precision math library calls and the utilization of the IBM performance libraries. These optimization require minimal changes to the source and result in over 4.5x speedup compared to the FTIR base system.

5.1 Removing Double-precision Math Library Calls

After analyzing the profiling data in Figure 4.7 on page 39 and the corresponding C-source in Appendix C.6 on page 109, it was determined that the software unnecessarily utilizes double-precision math library calls. Thus, after carefully searching through the source for all call to the math library, the following double-precision functions were changed to their single-precision (SP) counterparts:

- double acos( doublereal ) => float acosf( real )
- double cos( doublereal ) => float cosf( real )

\[1\]The single-precision math library functions are non-ANSI.

<table>
<thead>
<tr>
<th>SW Optimizations</th>
<th>None (base system)</th>
<th>SP Math Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPC405 Freq.</td>
<td>200 MHz</td>
<td>200 MHz</td>
</tr>
<tr>
<td>Interferograms</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Detectors</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Software Component</td>
<td>Time (sec)</td>
<td>Time (sec)</td>
</tr>
<tr>
<td>Re-sampling</td>
<td>1197.7938</td>
<td>780.9376</td>
</tr>
<tr>
<td>Spectrum (Phase Correction, FFT)</td>
<td>117.4963</td>
<td>109.9881</td>
</tr>
<tr>
<td>Total</td>
<td>1315.2901</td>
<td>890.9257</td>
</tr>
</tbody>
</table>

Table 5.1: Execution times for system with single-precision math functions

41
Figure 5.1: Profiling results after single-precision math functions optimization

- double sin( doublereal ) => float sinf( real )
- double atan2( doublereal, doublereal ) => float atan2f( real, real )
- double sqrt( doublereal ) => float sqrtf( real )
- double atan( doublereal ) => float atanf( real )

The spectrum produced by this system still demonstrates the same maximum deviation as the FTIR base system - a very small 0.0009795%. Furthermore, a significant speedup is attained, especially in the re-sampling phase, as presented in Table 5.1 on the previous page.

The profiling data (Figure 5.1) shows that the two functions previously taking up over 45% of the CPU time, \texttt{atanf} (the SP version of \texttt{atan}) and \texttt{__ieee754_atan2f} (the SP version of \texttt{__ieee754_atan2}), now only take a little under 33%. New functions have risen to the top of the profile suggesting that the CPU is now executing a more balanced program.

5.2 Linking IBM PowerPC Performance Libraries

The IBM PowerPC performance libraries (\textit{Perflib}) is another great optimization that can easily be incorporated into an existing system [7]. Absolutely no changes to the source
are required; it is only necessary to link to these libraries for them to take effect. PerfLib works by replacing string and floating-point routines provided by the compiler with more efficient, hand coded implementations specifically targeting the PPC405 and PPC440 processors. PerfLib achieves higher performance than standard GCC routines by following four main optimization rules in the following categories [33]:

- Instruction pairing
- Load/Use dependencies
- Operand dependencies
- Compare and branch

Instruction pairing is a technique where the types of instructions issued consecutively are mixed. This achieves higher performance only on the PowerPC440 processor because it can issue two instructions per cycle provided they are of different type (i.e. load and multiply). Instruction pairing may not be very helpful on the PPC405 processor, but it is not harmful [33].

Removing load/use dependencies will help reduce execution time on either processor. A load/use dependency refers to a stall in the pipeline due to the load data not being available for use yet (it takes time to fetch it from cache/memory). Thus, it is wise to put an independent instruction (or a few of them) immediately after a data load and before that data gets used by another instruction. Similarly, an operand dependency refers to a situation where one instruction updates a register that is used by the following instruction. The CPU must wait for the data to settle before executing an instruction that

### Table 5.2: Execution times for system with SP math functions and PerfLib

<table>
<thead>
<tr>
<th>SW Optimizations</th>
<th>None (base system)</th>
<th>SP Math Functions IBM PerfLib</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPC405 Freq.</td>
<td>200 MHz</td>
<td>200 MHz</td>
</tr>
<tr>
<td>Interferograms</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Detectors</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Software Component</td>
<td>Time (sec)</td>
<td>Time (sec)</td>
</tr>
<tr>
<td>Re-sampling</td>
<td>1197.7938</td>
<td>244.1836</td>
</tr>
<tr>
<td>Spectrum (Phase Correction, FFT)</td>
<td>117.4963</td>
<td>44.4243</td>
</tr>
<tr>
<td>TOTAL</td>
<td>1315.2901</td>
<td>288.6079</td>
</tr>
</tbody>
</table>
depends on that data. Both load/use and operand dependencies are more commonly known as read-after-write (RAW) hazards [33].

The compare and branch category refers to the issue of branch instructions close to CR-updating instruction (i.e. those modifying the compare register, CR). Branches and CR-updating instructions should be separated from each other by at least one other instruction (from a different type). This will prevent stalls as the CPU waits for the CR bits to settle [33].

In EDK, Perflib has been pre-compiled and can be linked to the software project by specifying the following option:\(^2\):

\[ \texttt{-mppcperflib} \]

This instructs the GCC linker to substitute IBM performance libraries for standard string and floating-point routines. Perflib significantly reduces the overall execution time, as shown in Table 5.2 on the previous page. The reported maximum deviation is still 0.0009795%.

\(^2\)In SDK 9.1i, the \texttt{-mppcperflib} switch does not work. Perflib must be explicitly linked with the \texttt{-lppcfp} and \texttt{-lppcstr405} options.
### System Comparison

<table>
<thead>
<tr>
<th></th>
<th>V4FX (ML410)</th>
<th>V2P (XUPV2P)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SW Optimizations</strong></td>
<td><strong>SP Math Functions</strong> IBM Perflib</td>
<td><strong>SP Math Functions</strong> IBM Perflib</td>
</tr>
<tr>
<td><strong>PPC405 Freq.</strong></td>
<td>200 MHz</td>
<td>200 MHz</td>
</tr>
<tr>
<td><strong>Interferograms</strong></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Detectors</strong></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Software Component</strong></td>
<td><strong>Re-sampling</strong></td>
<td><strong>Spectrum (Phase Correction, FFT)</strong></td>
</tr>
<tr>
<td></td>
<td>244.1836</td>
<td>239.4655</td>
</tr>
<tr>
<td></td>
<td>44.4243</td>
<td>47.2607</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td>288.6079</td>
<td>286.7262</td>
</tr>
</tbody>
</table>

Table 5.3: Comparison of V4FX and V2P results for system with SP math functions and Perflib

The profile now has an even greater diversity of functions that take up the most CPU time (see Figure 5.2 on the preceding page). The `atanf` function now takes up only 2.23% of CPU time (not shown in graph) while a new function, `_mulsf3`, takes up the most CPU time, 9.27%. This function is responsible for floating-point multiplication and is one replaced by Perflib.

### 5.3 V2P SW Optimization Results

For comparison purposes only, an FTIR spectrometry system (with the previously described SW optimizations) was built on a Digilent XUPV2P board. This board features the XC2VP30 hybrid-FPGA with dual embedded PPC405 processors, 30,816 logic cells, 2,448 Kbits of BRAM, a SystemACE controller for access to a CF card, and a 128 Mbyte DDR DIMM. The hardware design is nearly identical to that of the V4FX FTIR base system, with the only difference being in memory (DDR instead of DDR2) and IP configurations (targeted for V2P instead of the V4FX). The recorded execution times (see Table 5.3) come very close to those of the V4FX system, with the V2P system slightly outperforming the V4FX. However, any gains that the V2P demonstrates here are dwarfed by the performance of the V4FX after various hardware optimizations described in the next chapter.

---

3This V2P board is different from the custom board used at NASA JPL. Furthermore, the implemented FTIR spectrometry software uses the SP math functions optimization that was not utilized in the NASA JPL research task. Thus, the execution times on this V2P board will be much different from those obtained in the past.

4The V2P system was implemented with an earlier version of the Xilinx tools - ISE 8.2i.
Chapter 6

Hardware Optimizations

This chapter describes the various hardware optimizations made to the FTIR spectrometry algorithm. Except in one case (as later described in the FPU section), the software optimizations are kept intact to achieve top performance. The hardware is first augmented with an FPU co-processor and then with a dot-product co-processor. Later, both co-processors are simultaneously integrated in the system. At the conclusion of this chapter, a system with higher CPU / FPU frequencies is presented.

6.1 Xilinx APU Floating-point Unit

The Xilinx APU-FPU is an FCB bound co-processor that extends the native PPC405 ISA to include support for single-precision floating-point operations. It can achieve a sustained performance of up to 100 MFLOPS, with only modest resource utilization - about 5% on the V4FX60 FPGA (see Table 6.1 on the following page) [34].

The FPU consists of an FCB interface component, execution control and decode logic, a 32-bit register file (containing 32 registers), and the various individual execution units for floating-point operations (see Figure 6.1 on the next page). As a Xilinx supplied LogiCORE, only the top level inputs/outputs of the FPU are visible to the developer for interfacing. The user has the option of selecting between the “lite” (no div/sqrt) and the “full” (with div/sqrt) configurations [34].

The FPU is an FCB peripheral that internally runs at half the bus frequency. For best performance, the FCB should be clocked at the same frequency as the PPC405 processor. The clock speeds shown in Table 6.1 on the following page are maximum PPC405 frequencies when the APU controller and FPU are in use. For the V4FX60 FPGA that is on the ML410 board, the maximum CPU frequency when using the APU controller is 275 MHz. If the FCB clock is set to this value, the FPU would internally operate at 137.5 MHz. However, a 275 MHz CPU clock is not compatible with a 100 MHz (max) PLB clock. As described later in the chapter (section 6.4 on page 73), when a 100 MHz
### Core Specifics

<table>
<thead>
<tr>
<th>Supported Device Family</th>
<th>Virtex-4 FX</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Slices</td>
</tr>
<tr>
<td>Resources Used</td>
<td></td>
</tr>
<tr>
<td>Lite (no div/sqrt)</td>
<td>1300</td>
</tr>
<tr>
<td>Full (with div/sqrt)</td>
<td>1600</td>
</tr>
<tr>
<td><strong>Clock Speeds</strong></td>
<td></td>
</tr>
<tr>
<td>-10 part</td>
<td></td>
</tr>
<tr>
<td>-11 part</td>
<td></td>
</tr>
<tr>
<td>-12 part</td>
<td></td>
</tr>
</tbody>
</table>

Table 6.1: Xilinx's APU floating-point unit v3.0 [34].

Figure 6.1: System diagram of the APU floating-point unit co-processor [34]
PLB is in use (for example, for DDR2 memory), the maximum attainable CPU clock rate that allows for proper APU controller operation is 266.67 MHz.

Inserting the FPU core into an existing PowerPC system is a four step process [34]:

1. Configure the PPC405 processor to enable APU controller operation (set APU control configuration register to initial value of 0b1)

2. Insert the FCB core and configure it to use processor clock and bus reset

3. Insert the FPU core, select the appropriate configuration ("lite" or "full") and configure it to use the half-rate clock

4. Connect the FCB to the processor (master) and the FPU (slave)
The FPU (in “full” configuration) is added to the FTIR base system hardware design following the steps outlined above. The CPU clock rate is kept at 200 MHz and the FPU clock is set to 100 MHz, which feeds off the same digital clock manager as the PLB and OPB. The diagram in Figure 6.2 on the preceding page represents this new system. The device utilization (19% of slices occupied) is shown in Table 6.2 on the next page. In order to meet timing for this build, it was necessary to increase the place-and-route (PAR) effort to “high” with “normal” extra effort (XE) turned on. The necessity to increase the PAR effort suggests that in its current configuration and with the selected clock rates, the system is running close to its timing margin. It may be challenging to meet timing if additional high-speed peripherals or co-processors are added to the system.

6.1.1 F2C Compatibility

In the original FTIR base system, the f2c library was compiled without FPU support and thus all floating-point operations were done through the compiler’s emulation routines (or through Perflib). Now that a hardware single-precision FPU is present, it is desirable that all single-precision floating-point operations be performed in the hardware. For this reason, all externally linked libraries must be recompiled with hardware FPU support turned on. For instructions on how to recompile the f2c library for FPU support, please see Appendix A on page 89.

6.1.2 Recompiling Perflib for Double-precision Only

As is the case with f2c, Perflib also needs to be recompiled for compatibility with the FPU; however, the procedure is a bit different. As mentioned previously, Perflib is a collection of efficient floating-point (SP and DP) and string routines that replace corresponding functions provided by the compiler. In its given form (as supplied with EDK), Perflib is not compatible with the FPU because both try to replace single-precision operations normally provided by the compiler. The way around this is to separate out the double-precision optimization routines provided by Perflib and rely on the FPU for all single-precision arithmetic. This provides the best of both worlds - good double-precision performance through Perflib and excellent single-precision performance though the hardware FPU. String optimization is not necessary in the case of the FTIR spectrometry algorithm because most time is spent on floating-point arithmetic.

Table 6.3 on page 51 lists the optimized floating-point routines provided in the original
<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
<th>Note(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Flip Flops</td>
<td>5,037</td>
<td>50,560</td>
<td>9%</td>
<td></td>
</tr>
<tr>
<td>DCM autocalibration logic</td>
<td>14</td>
<td>5,037</td>
<td>1%</td>
<td></td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>5,224</td>
<td>50,560</td>
<td>10%</td>
<td></td>
</tr>
<tr>
<td>DCM autocalibration logic</td>
<td>8</td>
<td>5,224</td>
<td>1%</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Logic Distribution</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of occupied Slices</td>
<td>5,019</td>
<td>25,280</td>
<td>19%</td>
<td></td>
</tr>
<tr>
<td>Number of Slices containing only related logic</td>
<td>5,019</td>
<td>5,019</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of Slices containing unrelated logic</td>
<td>0</td>
<td>5,019</td>
<td>0%</td>
<td></td>
</tr>
</tbody>
</table>

| Total Number of 4 input LUTs             | 6,377  | 50,560    | 12%         |         |
| Number used as logic                     | 5,224  |           |             |         |
| Number used as a route-thru              | 311    |           |             |         |
| Number used for Dual Port RAMs           | 648    |           |             |         |
| Number used as Shift registers           | 194    |           |             |         |
| Number of bonded IPADs                   | 32     | 72        | 44%         |         |
| Number of bonded OPADs                   | 32     | 32        | 100%        |         |
| Number of bonded IOBs                    | 146    | 576       | 25%         |         |
| Number of BUFG/BUFGCTRLs                 | 6      | 32        | 18%         |         |
| Number used as BUFGs                     | 6      |           |             |         |
| Number used as BUFGCTRLs                 | 0      |           |             |         |
| Number of FIFO16/RAMB16s                  | 2      | 232       | 1%          |         |
| Number used as FIFO16s                   | 0      |           |             |         |
| Number used as RAMB16s                   | 2      |           |             |         |
| Number of DSP48s                         | 4      | 128       | 3%          |         |
| Number of DCM_ADVs                       | 2      | 12        | 16%         |         |
| Number of PPC405_ADVs                    | 2      | 2         | 100%        |         |
| Number of JTAGPPCs                       | 1      | 1         | 100%        |         |
| Number of IDELAYCTRLs                    | 4      | 20        | 20%         |         |
| Number of GT11s                          | 16     | 16        | 100%        |         |
| Number of RPM macros                     | 4      |           |             |         |

**Total equivalent gate count for design**: 268,714

**Additional JTAG gate count for IOBs**: 10,080

Table 6.2: Device utilization summary for FTIR system with FPU co-processor
Table 6.3: Optimized floating-point routines provided by Perflib

Perflib package. Through a number of trials, it was determined that only the double-precision routines from Perflib can exist alongside the hardware FPU. The conversion routines did not work properly when deployed in a system with the FPU present. Thus, the original Perflib makefile was modified to only compile the following routines into the library - \texttt{fadd}, \texttt{fsub}, \texttt{fmul}, \texttt{fdiv}, \texttt{fcmpd}. Complete instructions for recompiling Perflib and using it in a system with the FPU are in Appendix B on page 92.

Table 6.4: Execution times for system with APU-FPU, SP math functions, and DP Perflib

<table>
<thead>
<tr>
<th>Routine</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{fadd}</td>
<td>DP</td>
<td>add two DP numbers</td>
</tr>
<tr>
<td>\texttt{fsub}</td>
<td>DP</td>
<td>subtract two DP numbers</td>
</tr>
<tr>
<td>\texttt{fmul}</td>
<td>DP</td>
<td>multiply two DP numbers</td>
</tr>
<tr>
<td>\texttt{fdiv}</td>
<td>DP</td>
<td>divide two DP numbers</td>
</tr>
<tr>
<td>\texttt{fadds}</td>
<td>SP</td>
<td>add two SP numbers</td>
</tr>
<tr>
<td>\texttt{fsubs}</td>
<td>SP</td>
<td>subtract two SP numbers</td>
</tr>
<tr>
<td>\texttt{fmuls}</td>
<td>SP</td>
<td>multiply two SP numbers</td>
</tr>
<tr>
<td>\texttt{fdivs}</td>
<td>SP</td>
<td>divide two SP numbers</td>
</tr>
<tr>
<td>\texttt{dtof}</td>
<td>conv</td>
<td>convert DP to SP</td>
</tr>
<tr>
<td>\texttt{ftod}</td>
<td>conv</td>
<td>convert SP to DP</td>
</tr>
<tr>
<td>\texttt{dtoi}</td>
<td>conv</td>
<td>convert DP to INT</td>
</tr>
<tr>
<td>\texttt{itof}</td>
<td>conv</td>
<td>convert SP to INT</td>
</tr>
<tr>
<td>\texttt{fcmpd}</td>
<td>DP</td>
<td>compare two DP numbers</td>
</tr>
<tr>
<td>\texttt{fcmps}</td>
<td>SP</td>
<td>compare two SP numbers</td>
</tr>
<tr>
<td>\texttt{fneg}</td>
<td>SP/DP</td>
<td>negate a SP or DP number</td>
</tr>
<tr>
<td>\texttt{itod}</td>
<td>conv</td>
<td>convert INT to DP</td>
</tr>
<tr>
<td>\texttt{itof}</td>
<td>conv</td>
<td>convert INT to SP</td>
</tr>
<tr>
<td>\texttt{ftoui}</td>
<td>conv</td>
<td>convert SP to unsigned INT</td>
</tr>
<tr>
<td>\texttt{dtoui}</td>
<td>conv</td>
<td>convert DP to unsigned INT</td>
</tr>
</tbody>
</table>

SW OPTIMIZATIONS | NONE (BASE SYSTEM) | SP MATH FUNCTIONS IBM PERFLIB (DP) |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>HW OPTIMIZATIONS</td>
<td>NONE (BASE SYSTEM)</td>
<td>APU-FPU (100 MHz)</td>
</tr>
</tbody>
</table>

| PPC405 Freq. | 200 MHz | 200 MHz |
| Interferograms | 1 | 1 |
| Detectors | 1 | 1 |

<table>
<thead>
<tr>
<th>SOFTWARE COMPONENT</th>
<th>TIME (SEC)</th>
<th>TIME (SEC)</th>
<th>SPEEDUP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Re-sampling</td>
<td>1197.7938</td>
<td>151.1817</td>
<td>7.92x</td>
</tr>
<tr>
<td>Spectrum (Phase Correction, FFT)</td>
<td>117.4963</td>
<td>14.3672</td>
<td>8.18x</td>
</tr>
<tr>
<td>TOTAL</td>
<td>1315.2901</td>
<td>165.5489</td>
<td>7.95x</td>
</tr>
</tbody>
</table>

Table 6.4: Execution times for system with APU-FPU, SP math functions, and DP Perflib
6.1.3 Accuracy and Performance Evaluation

The FTIR system with a hardware FPU, single-precision math functions, and double-precision *Perflib* optimization demonstrates a significant speedup over previous implementations. As seen in Table 6.4 on the previous page, this build achieves an almost eight-fold reduction in the overall execution time. This comes at no price to the accuracy. The maximum deviation is still reported as 0.0009795%.

The hardware FPU, single-precision math functions, and double-precision *Perflib* are general optimizations that can be applied to almost any type of data processing system that requires extensive floating-point arithmetic. Once these optimizations are implemented, the next step is to look at more application specific ways to reduce the execution time. For this matter, the profiling information is extremely important. The profile of the current build is shown in Figure 6.3. The most time consuming routine here is `dotprod_`, accounting for almost 10% of CPU time. This function is part of the re-sampling phase and is targeted for a hardware implementation, as described in the next section.
6.2 Dot-product Hardware Co-processor

As seen in the profile data in Figure 6.3 on the previous page, the dotprod function is a good candidate for evaluating the feasibility of a hardware implementation. The complete function is included in Appendix C.7 on page 117. The dotprod function computes the scalar product of interpolation operators and the input function. It is called by finterp, which is called by t2f as part of the re-sampling phase (refer to Figure 4.5 on page 34). The computationally intensive portion of the function is pasted below.

```c
for (i__ = 1; i__ <= i__1; ++i__) {
    ret_val = ret_val + fin[i__ + kin] * oper[i__ + j * oper_dim1] + fin[nop + 1 - i__ + kin] * oper[i__ + jr * oper_dim1];
}
```

As shown in the code segment above, the format of computing the dot product is as follows:

```plaintext
retval = retval + fin[a+] × oper[b+] + fin[c−] × oper[d+]
```

In the notation above, the ‘+’ and ‘-’ signs inside the brackets indicate the direction of change (i.e. incrementing or decrementing index). In this case, the dot-product is calculated from both ends of the operator array simultaneously. Since the largest values are typically located in the middle of the operator array, a higher degree of precision is achieved by working with these values in the final steps of the computation. However, this comes at the price of longer memory latencies as the array access is not consecutive.

One iteration in the loop requires two multiplications, an addition, and an accumulation, all in single-precision floating-point format. The loop has 28 iterations, as set by a `nop/2` (nop is the number of interpolation operator points and is initialized to 56 in this version of the code). A dot-product co-processor could be built from individual floating-point operators that are available as part of the Xilinx IP collection. However, it is first necessary to determine whether a hardware implementation of the dot-product calculation can be more efficient than utilizing the FPU.

6.2.1 Concept

A dot-product co-processor needs to acquire data from memory efficiently, perform the computation, and deliver the data back to the memory. One way to facilitate such a data transfer is through a direct memory access (DMA) engine. A DMA engine can be integrated
to one of the system buses and can transfer data from memory to a co-processor without the CPU getting directly involved. The CPU just needs to authorize the transfer (from where and to where), and sometime later it will receive an indication that the transfer is complete. However, such an approach will not work well in this particular dot-product implementation because the data comes from non-contiguous memory locations and it comes in short bursts (28 loop iterations).

A good alternative is to use the APU controller and develop the dot-product co-processor as a load/store peripheral. APU load/store instructions are one of three types that can be decoded by an attached FCM, in this case the dot-product co-processor. Furthermore, APU load/store instructions can transfer up to 16 bytes of data (quadword), which is the exact amount in one dot-product loop iteration. The CPU is involved in the transfer which means that any data that is in cache will be fetched from there. On the one hand this is good because cache access is very fast, however, this does take up CPU time whereas the DMA engine does not. Nevertheless, an APU load/store co-processor is a practical solution given the data access pattern. From the point of view of the software, this is the best solution as only minimal changes to the source are required.

In the best case, a quadword APU load can be issued on every seventh clock cycles (at FCB clock rate). This is given that instruction decode takes one cycle, the four data words are transferred immediately after (one per cycle), and the co-processor responds with a 'done' signal immediately after the data has been transferred. In the worst case, the data transfer or co-processor response can take many more cycles, and thus is not a valid comparison metric [25]. As far as the FPU, a single word load takes at best three cycles. Two loads can be followed by a fused multiply-add, which has a ten-cycle latency. Two sets of load-load-multiply/add are needed to account for a single iteration of the dot-product loop. As demonstrated in Figure 6.4 on the following page, about 20 cycles are needed to complete one iteration of the loop [34].

Assuming that the clock rate is the same between the FPU and an APU-attached dot-product co-processor (i.e. the system bus clock, half-rate from the CPU), and the hardware receiving the load data can keep up with the 7-cycle issue rate, the best case speedup factor is $20 \div 7 = 2.86x$. If the APU-attached dot-product co-processor is capable of running at the CPU clock rate, then the best case speedup factor is double, or $5.72x$. These numbers are preliminary but provide a rough estimate of what to expect.
6.2.2 Load/Store Unit Design

The load/store unit is the bus front end for the dot-product module. It is responsible for decoding APU load/store instructions and delivering data to/from the dot-product co-processor. The load/store unit is a modified version of the design provided in a Xilinx application note [35]. The modifications include various bug fixes to ensure proper compliance with the FCB interface, input/output to the dot-product co-processor, and control logic to facilitate the data transfer. The diagram in Figure 6.5 shows the load/store unit interface to the FCB and the dot-product module.

The load/store unit contains two 4-entry register banks for 32-bit load/store data. The load register bank is available on the output of the core for direct connection to
custom hardware, in this case the dot-product co-processor. In this implementation, the first entry in the store register bank is tied to the output of the custom hardware, with the other three entries inaccessible. The load/store unit expects that a single store instruction will always follow a certain number of load instructions. In other words, the load instructions transfer data to the hardware co-processor and the store instruction reads back the result.

There are four states in the load/store control logic - idle, load, waithw (wait for hw), and store (see Figure 6.6). On reset, the core starts in the idle state. In that state, every APU instruction that comes out on the FCB is evaluated to see whether it is a load/store. Since the APU controller and the FCB only support unique co-processors, there could only be one unit which decodes load/store instructions. On a valid load instruction, the unit goes into the load state and stays there until all data has been loaded (4 single-precision floats, or 16 bytes in this case). On a valid store instruction, the unit goes into the store state but only if the connect HW co-processor (i.e. the dot-product core) has finished the computation. If the co-processor is still working on the data set, the load/store unit goes into the waithw state until the co-processor is done, at which point the transition to the store state is automatic. The load/store unit stays in the store state until all data has been transferred to the APU (1 single-precision float, or 4 bytes in this case). Not shown in the state diagram in Figure 6.6 is the immediate transition to the idle state from any one of the other three states when the APUFCMFLUSH signal is asserted. This happens when the APU controller needs to flush the outstanding instruction and
must reissue it at a later time. The complete Verilog source for the load/store unit is presented in Appendix C.9 on page 121.

In the software, specific assembly instructions must be used to transfer data to the load/store unit. For example, the quadword load and single word store instructions are defined as the following assembly mnemonics [36]:

```c
#define lqfcmx(rn, base, adr) __asm__ __volatile__
   ("lqfcmx " #rn ",%0,%1\n" : : "b" (base), "r" (adr))
#define stwfcmx(rn, base, adr) __asm__ __volatile__
   ("stwfcmx " #rn ",%0,%1\n" : : "b" (base), "r" (adr))
```

In the code segment above, the `lqfcmx` is the quadword load instruction and `stwfcmx` is the single word store instruction. The destination register for a load or source register for a store is specified in place of `rn`. The base memory address is specified in place of `base`, and the byte offset is specified in place of `adr`. Thus, to load a quadword from `src[4]` to FCM register 0, the following must be written:

```c
lqfcmx(0, src, 16);
```

For the above to work properly, the `src` array must be aligned on the 32-byte boundary, as follows (assuming 8 elements):

```c
real __attribute__ ((aligned (32))) src[8];
```

The alignment is necessary because the load/store instructions are actually PowerPC AltiVec vector instructions which require aligned data\(^1\). For example, the Xilinx modified compiler actually interprets the `lqfcmx` instruction as an `lvx` (load vector indexed) AltiVec instruction. The `stwfcmx` instruction is interpreted as a `stvx` (store vector indexed) AltiVec instruction. This is hidden from the developer and is only visible when debugging the assembly code [37, 38].

### 6.2.3 Dot-product Core Design

The dot-product core needs to work with four single-precision floating-point numbers at a time. This is the amount of data that is delivered to the core by the load/store unit every seven cycles. To calculate the dot-product, the core needs two multipliers in parallel, followed by an adder and then an accumulator. Floating-point adders and multipliers

---

\(^1\)AltiVec instructions require data to be aligned on the 16-byte boundary, however, Xilinx reference designs place the alignment on the 32-byte boundary.
Figure 6.7: Resource usage vs. latency for the multiply and add floating-point operators are available as individual operators from the Xilinx LogiCORE IP collection. However, they must be properly configured to meet the frequency and latency requirements of the dot-product core.

It is desirable that the individual floating-point operators work at 200 MHz and don’t exceed seven cycle latency. At 200 MHz, the operators will match the frequency of the processor and the FCB, thus requiring no additional re-synchronization logic. With a latency of seven cycles or less, the operators will not require any buffers as new data will come in once every seven cycles from the load/store module. Figure 6.7 shows the resource trade-offs (look-up tables and flip-flops) for different latencies for the floating-point multiplier and adder operator. It was determined that the optimal resource trade-offs for the target frequency are obtained under a 4 DSP48 slice usage for the multiplier and under a logic only implementation for the adder.
For the multipliers, a target latency of six cycles was chosen as it can deliver over 200 MHz performance. This is the optimal configuration as on every seventh cycle new data will appear on the inputs and thus the multipliers are busy 6 out of 7 cycles. The adders, however, have a tighter margin. The lowest latency that delivers at least a 200 MHz performance is seven cycles. This isn’t a problem for adding the result of the multipliers in parallel, however, the accumulator will need to have its output latched so that the data is immediately available for the start of every seventh cycle, for the purpose of accumulating. A block diagram for the dot-product core is shown in Figure 6.8 (not shown are the various handshaking signals). The total latency of the core is 22 cycles, after which the result is produced every seven cycles.
There are four states that control the operation of the dot-product core - reset, idle, count, and output (see Figure 6.9). On reset, the core starts in the reset state, clears the output register, and automatically transitions to the idle state. In the idle state, the output valid line is lowered (indicates invalid output), the accumulator latch is asynchronously cleared, and the counter variable is initialized to 0. When ADD0 reports that its output is valid, the core transitions to the count state and the accumulator latch clear is de-asserted. In the count state, the counter is incremented every time ADD1 reports that its output is valid. During this process, the accumulator latch clear is held low to allow the output data to accumulate. Once the counter reaches the predefined number of loop iterations (set by a generic to match the half width of the convolution operator - in this case 28), the core transitions to the output state where the accumulated result is registered and the output is marked as valid. From the output state, the core automatically transitions back to the idle state. The complete VHDL source for the dot-product core is presented in Appendix C.10 on page 131.

6.2.4 Behavioral Simulation

Prior to implementation, the dot-product core is first synthesized and simulated to verify correct logical functionality. The synthesis tools report a maximum clock frequency of 237 MHz, which is well above the minimum desired frequency of 200 MHz. The behavioral
simulation, shown in Figure 6.10, covers two sets of computations each with seven loop iterations. Each computation set has two types of data sequences - sequence A (1.5, 2.5, 3.5, 4.5) and sequence B (5.5, 6.5, 7.5, 8.5). The first computation set simulated the loading of data in the pattern ABABABA. The dot-product result for this pattern is 376.5, which correctly corresponds to the simulation output of 0h43BC4000. The second computation set simulated the loading of data in the pattern BABABAB. The dot-product result for this pattern is 456.5, which correctly corresponds to the simulation output of 0h43E44000. From these two tests, as well as others not described here, the dot-product core is verified to produce accurate results.

### 6.2.5 System Deployment

When implementing the dot-product core without first integrating it into the FTIR spectrometry FPGA system, it is necessary to set a few timing constraints. In particular, the clock must be constrained to 200 MHz and the accumulator latch must be constrained to produce output in less than one clock cycle from the rising edge of the clock. This is to ensure that the latched data appears on the input of the accumulator just before the rising edge of the clock starts off the next addition. The constraints file is pasted below. When deploying in the FPGA system, the clock constraint will automatically be specified, but the latch constrain must be manually added.
Table 6.5: Dot-product Core Summary

<table>
<thead>
<tr>
<th>Target Device</th>
<th>Speed Grade</th>
<th>Slices</th>
<th>DSP48 Blocks</th>
<th>Max Freq.</th>
</tr>
</thead>
<tbody>
<tr>
<td>V4FX60</td>
<td>-11</td>
<td>1021</td>
<td>8</td>
<td>237 MHz</td>
</tr>
</tbody>
</table>

With the timing constraints specified above, the PAR effort must be set to “high” with extra effort set to “normal” in order to meet timing. The resource utilization for the dot-product core is shown in Table 6.5.

The dot-product core is added to the FTIR base system initially without the FPU co-processor. This is done to first validate proper dot-product core functionality in hardware before putting it on the FCB with another unit (i.e. the FPU). PAR simulations are not done for the core since integrating it into the actual hardware and running it there takes less time than building and simulating a complete FCB - load/store - dot-product subsystem. The system diagram for this build is presented in Figure 6.11 on the following page. The device utilization is shown in Table 6.6 on page 64.

6.2.6 Software Considerations

The GCC compiler is not well suited to work with custom hardware that integrates with the processor down at the instruction level. This is quite a nuisance especially when compiler optimization is turned on. Such optimizations often cause incorrect rearrangement of instructions and over-optimization of data accesses. For this matter certain modification are required in the software, some of which are very obscure.

One of the very first actions to be taken by the software is the enabling of the APU by writing to the machine state register (MSR). This is only necessary when the dot-product core is present without the FPU. When the FPU is present, the MSR is properly set in the boot sequence.
Figure 6.11: FTIR system with dot-product co-processor
<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
<th>Note(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Total Number Slice Registers</strong></td>
<td>4,985</td>
<td>50,560</td>
<td>9%</td>
<td></td>
</tr>
<tr>
<td>Number used as Flip Flops</td>
<td>4,953</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as Latches</td>
<td>32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCM autocalibration logic</td>
<td>14</td>
<td>4,953</td>
<td>1%</td>
<td></td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>4,186</td>
<td>50,560</td>
<td>8%</td>
<td></td>
</tr>
<tr>
<td>DCM autocalibration logic</td>
<td>8</td>
<td>4,186</td>
<td>1%</td>
<td></td>
</tr>
<tr>
<td><strong>Logic Distribution</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of occupied Slices</td>
<td>4,558</td>
<td>25,280</td>
<td>18%</td>
<td></td>
</tr>
<tr>
<td>Number of Slices containing only related logic</td>
<td>4,558</td>
<td>4,558</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of Slices containing unrelated logic</td>
<td>0</td>
<td>4,558</td>
<td>0%</td>
<td></td>
</tr>
<tr>
<td><strong>Total Number of 4 input LUTs</strong></td>
<td>5,199</td>
<td>50,560</td>
<td>10%</td>
<td></td>
</tr>
<tr>
<td>Number used as logic</td>
<td>4,186</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as a route-thru</td>
<td>170</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used for Dual Port RAMs</td>
<td>648</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as Shift registers</td>
<td>195</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of bonded IPADs</td>
<td>32</td>
<td>72</td>
<td>44%</td>
<td></td>
</tr>
<tr>
<td>Number of bonded OPADs</td>
<td>32</td>
<td>32</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>146</td>
<td>576</td>
<td>25%</td>
<td></td>
</tr>
<tr>
<td>Number of BUFG/BUFGCTRLs</td>
<td>7</td>
<td>32</td>
<td>21%</td>
<td></td>
</tr>
<tr>
<td>Number used as BUFGs</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as BUFGCTRLs</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of DSP48s</td>
<td>8</td>
<td>128</td>
<td>6%</td>
<td></td>
</tr>
<tr>
<td>Number of DCM_ADVs</td>
<td>2</td>
<td>12</td>
<td>16%</td>
<td></td>
</tr>
<tr>
<td>Number of PPC405_ADVs</td>
<td>2</td>
<td>2</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of JTAGPPCs</td>
<td>1</td>
<td>1</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of IDELAYCTRLs</td>
<td>4</td>
<td>20</td>
<td>20%</td>
<td></td>
</tr>
<tr>
<td>Number of GT11s</td>
<td>16</td>
<td>16</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of RPM macros</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Total equivalent gate count for design</strong></td>
<td>129,346</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Additional JTAG gate count for IOBs</td>
<td>10,080</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 6.6: Device utilization summary for FTIR system with dot-product co-processor
The \textit{dotprod} function is completely removed from the main source and placed into a separate file to be compiled into a static library (see Appendix C.8 on page 119). This is done to prepare for later system builds which also include the FPU. The \textit{dotprod} function, however, must be compiled separately without FPU support.

A few changes are made to the computation structure in the \textit{dotprod} function. In the loop that computes the dot-product, all the operands are first collected into an array in the right order. Then a second loop iterates over the newly built array and calls the dot-product co-processor. Finally, the result is stored into an externally defined, volatile variable \textit{(dphw\_result)}. This variable needs to be defined volatile since it is modified outside the scope of the compiler. The relevant code segment from the \textit{dotprod} function is pasted below.

\begin{verbatim}
indexer = 0;
for (i__ = 1; i__ <= i__1; ++i__) { /* !!! ASSUMING nop/2 = 28 !!! */
    src[indexer] = fin[i__ + kin];
    src[indexer+1] = oper[i__ + j * oper_dim1];
    src[indexer+2] = fin[*nop + 1 - i__ + kin];
    src[indexer+3] = oper[i__ + jr * oper_dim1];
    indexer+=4;
}
for (i__ = 1; i__ <= i__1; ++i__) {
    /* Dot product fin(kin+1) with oper(1,j) */
    lqfcmx(0, src, (i__-1)*16);
    lqfcmx(0, src, (i__-1)+16);
} /* compile with this to force proper assembly code */
/* then remove by hand (in assembly) and rebuild */
usleep(1);
stwfcmx(0, &dphw\_result, 0);
\end{verbatim}

One particular line in the code segment above warrants a detailed explanation. On line 108, the function \textit{usleep} is called right before the result is read back from the co-processor. What the function does is irrelevant (it is a microsecond sleep function), but its presence is important. When developing the sequence of instructions to access the dot-product co-processor, it was noticed that data was not being sent to the co-processor.
properly when compiler optimizations were turned on. Compiler optimizations are neces-
sary because without them the performance suffers tremendously. After closely inspect-
ing the generated assembly, it was observed that all stores into the src array were ignored. 
That is because the compiler was not aware that data from the src array was being used 
by the following load instruction (lqfcmx) as it is an extension to the standard PowerPC 
ISA of the PPC405 embedded processor. Therefore, by placing the usleep function call in 
the source, the compiler is forced to guarantee the correct state of all data in the dotprod 
function before entering usleep. Of course, the usleep function is not really desired in the 
dotprod source as it would adversely affect the performance. Thus, the workaround is 
to first compile the C-source to assembly with the usleep function present, then remove 
the call to usleep in the generated assembly, and finally recompile the assembly into a 
static library. Although this is somewhat of a hack, it is the only solution that works 
consistently and produces correct results between different system builds, with compiler 
optimization turned on and with or without the FPU co-processor present. This procedure 
is explained in the header of the dotprod function in Appendix C.8 on page 119.

In the top level source that calls the dotprod function (in finterp function), one subtlety 
that must be pointed out is the necessity to refresh the dphw_result variable prior to using 
it as an operand. This is demonstrated in the code segment below.

```c
1 /* call dotprod_ function in static library */
2 dotprod_(&fin[1], nin, &oper[oper_offset], nop, nso, &xx);
3 dphw_result; /* necessary to refresh volatile */
4 ret_val += fr * dphw_result;
```

6.2.7 Accuracy and Performance Evaluation

The FTIR system with the dot-product co-processor builds successfully, meeting all timing 
constraints and producing results with a maximum deviation of 0.0009795%. As shown 
in Table 6.7 on the following page this system has a lower total execution time than the 
SW-only optimized FTIR build (with SP math functions and Perflib). However, the exec-
tution time is higher than on the FTIR system with the FPU co-processor (FPU system 
speedup = 7.95x). This is because the FPU optimizes all single-precision floating-point 
arithmetic whereas the dot-product co-processor only optimizes the dot-product calcula-
tion. Nevertheless, the core produces accurate results and achieves a good speedup over
<table>
<thead>
<tr>
<th>SW Optimizations</th>
<th>None (base system)</th>
<th>SP Math Functions</th>
<th>IBM Perflib</th>
</tr>
</thead>
<tbody>
<tr>
<td>HW Optimizations</td>
<td>None (base system)</td>
<td>Dot-prod (200 MHz)</td>
<td></td>
</tr>
<tr>
<td>PPC405 Freq.</td>
<td>200 MHz</td>
<td>200 MHz</td>
<td></td>
</tr>
<tr>
<td>Interferograms</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Detectors</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Software Component</td>
<td>Time (sec)</td>
<td>Time (sec)</td>
<td>Speedup</td>
</tr>
<tr>
<td>Re-sampling</td>
<td>1197.7938</td>
<td>211.4479</td>
<td>5.66x</td>
</tr>
<tr>
<td>Spectrum (Phase Correction, FFT)</td>
<td>117.4963</td>
<td>44.4456</td>
<td>2.64x</td>
</tr>
<tr>
<td>TOTAL</td>
<td>1315.2901</td>
<td>255.8935</td>
<td>5.14x</td>
</tr>
</tbody>
</table>

Table 6.7: Execution times for system with dot-product co-processor, SP math functions, and Perflib

6.3 FPU / Dot-product Compatibility and Integration

With the dot-product core functionality verified, the FPU is put back into the system (see Figure 6.12 on the next page). This configuration, where the FPU is sharing the FCB with another co-processor, has never been tested by Xilinx. After a very productive collaboration with the Xilinx FPU designer, various hardware issues were identified and addressed.

6.3.1 Hardware Issues

There are two issues with the FPU in Xilinx Platform Studio 9.1.02i that prevent it from working properly with another co-processor on the FCB. The first issue deals with instruction decoding. Table 6.8 on page 69 shows the op-codes of various instructions decoded by the APU controller. Both the FCM load/store instruction and the FPU load/store instruction share the same primary op-code 31. The only difference between the two instructions is in the first bit of the extended op-code. While debugging with the ChipScope Logic Analyzer core, it was found that the FPU attempted to decode ordinary FCM load/store instructions. This, of course, caused a conflict on the FCB as the load/store core also attempted to decode this instruction. Xilinx quickly fixed this issue and delivered an updated FPU core that properly ignored FCM load/store instructions.\(^3\)

\(^2\)For this particular build, profiling information could not be obtained most likely due to bugs in the SDK profiler. This is not uncommon as the SDK tools are constantly under development.

\(^3\)The updated FPU should be available in future releases of XPS.
The second issue deals with the *FCMAPULOADWAIT* signal that is part of the FCB interface. This signal is used to indicate to the APU controller that the FCM is not yet ready to receive the next load data. The FPU constantly toggles this line as part of its internal synchronization logic that lets it operate at half the clock rate of the FCB. When other cores are present on the FCB, toggling the *FCMAPULOADWAIT* signal interferes with their operation since the FCB is basically a wired-or bus. This was the case with the dot-product co-processor, which would not load data correctly with the FPU toggling the *FCMAPULOADWAIT* signal. According to Xilinx, the FPU only needs to use the *FCMAPULOADWAIT* signal under two conditions:
1. The APU controller sends the two halves of a double-precision load transfer back-to-back, and the FPU can’t keep up.

2. The APU controller flushes an outstanding operation and then immediately provides load data to the FPU before it has had time to process the flush.

The first scenario does not apply to this design as the FPU only supports single-precision floating-point operation. The second scenario is, according to Xilinx, “unlikely” although the probability of it happening depends on the code being executed. Since the FPU implementation is hidden from the developer, the only possible (but not ideal) solution to this issue is to disconnect the $FCMAPULOADWAIT$ signal from the FPU. Future releases of Xilinx XPS will most likely fix this issue at its source.

Once the hardware issues described above are addressed, the system builds correctly, meeting all timing constraints. The device utilization is shown in Table 6.9 on the next page. This is the maximum utilization of FPGA resources seen in this entire research project with only 24% of the slices occupied.

<table>
<thead>
<tr>
<th>Primary Op-code</th>
<th>Extended Op-code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (= 0b000000)</td>
<td>0b000000000000000</td>
<td>Illegal</td>
</tr>
<tr>
<td>all except above</td>
<td></td>
<td>Available for UDls that do not set PPC405(CR) bits</td>
</tr>
<tr>
<td>4 (= 0b000100)</td>
<td>0b-----1-0-</td>
<td>MAcc and Xilinx reserved</td>
</tr>
<tr>
<td></td>
<td>0b1-----000110</td>
<td>Available for UDls that need to set PPC405(CR) bits</td>
</tr>
<tr>
<td>all except above</td>
<td></td>
<td>Available for UDls that do not set PPC405(CR) bits</td>
</tr>
<tr>
<td>31 (= 0b011111)</td>
<td>0b-----00110</td>
<td>Pre-defined FCM Load/Store</td>
</tr>
<tr>
<td></td>
<td>0b-111-010-1-</td>
<td>FCM integer divide</td>
</tr>
<tr>
<td>(= 0b110-----)2</td>
<td>0b----------</td>
<td>Pre-defined FPU Load/Store</td>
</tr>
<tr>
<td>31 (= 0b111111)</td>
<td>0b1-----1-111-</td>
<td>Pre-defined FPU Load/Store</td>
</tr>
<tr>
<td>59 (= 0b111101)</td>
<td>0b----------</td>
<td>Pre-defined PowerPC FPU instructions</td>
</tr>
<tr>
<td>62 (= 0b111110)</td>
<td>0b----------1-</td>
<td>Pre-defined FPU Load/Store</td>
</tr>
<tr>
<td>63 (= 0b111111)</td>
<td>0b----------</td>
<td>Pre-defined PowerPC FPU instructions</td>
</tr>
</tbody>
</table>

Notes:
1. User-defined Instruction:
2. In this case, the first three bits are defined and the last three will change depending on the FPU instruction.

Table 6.8: Instruction op-codes decoded by the APU controller [25]
Table 6.9: Device utilization summary for FTIR system with dot-product and FPU co-processors

<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
<th>Note(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Total Number Slice Registers</strong></td>
<td>6,508</td>
<td>50,560</td>
<td>12%</td>
<td></td>
</tr>
<tr>
<td>Number used as Flip Flops</td>
<td>6,476</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as Latches</td>
<td>32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCM autocalibration logic</td>
<td>14</td>
<td>6,476</td>
<td>1%</td>
<td></td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>6,722</td>
<td>50,560</td>
<td>13%</td>
<td></td>
</tr>
<tr>
<td>DCM autocalibration logic</td>
<td>8</td>
<td>6,722</td>
<td>1%</td>
<td></td>
</tr>
<tr>
<td><strong>Logic Distribution</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of occupied Slices</td>
<td>6,276</td>
<td>25,280</td>
<td>24%</td>
<td></td>
</tr>
<tr>
<td>Number of Slices containing only related logic</td>
<td>6,276</td>
<td>6,276</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of Slices containing unrelated logic</td>
<td>0</td>
<td>6,276</td>
<td>0%</td>
<td></td>
</tr>
<tr>
<td><strong>Total Number of 4 input LUTs</strong></td>
<td>7,968</td>
<td>50,560</td>
<td>15%</td>
<td></td>
</tr>
<tr>
<td>Number used as logic</td>
<td>6,722</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as a route-thru</td>
<td>345</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used for Dual Port RAMs</td>
<td>648</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as Shift registers</td>
<td>253</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of bonded IPADs</td>
<td>32</td>
<td>72</td>
<td>44%</td>
<td></td>
</tr>
<tr>
<td>Number of bonded OPADs</td>
<td>32</td>
<td>32</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>146</td>
<td>576</td>
<td>25%</td>
<td></td>
</tr>
<tr>
<td>Number of BUFG/BUFGCTRLs</td>
<td>7</td>
<td>32</td>
<td>21%</td>
<td></td>
</tr>
<tr>
<td>Number used as BUFGs</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as BUFGCTRLs</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of FIFO16/RAMB16s</td>
<td>2</td>
<td>232</td>
<td>1%</td>
<td></td>
</tr>
<tr>
<td>Number used as FIFO16s</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number used as RAMB16s</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of DSP48s</td>
<td>12</td>
<td>128</td>
<td>9%</td>
<td></td>
</tr>
<tr>
<td>Number of DCM_ADVs</td>
<td>2</td>
<td>12</td>
<td>16%</td>
<td></td>
</tr>
<tr>
<td>Number of PPC405_ADVs</td>
<td>2</td>
<td>2</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of JTAGPPCs</td>
<td>1</td>
<td>1</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of IDelayCTRLs</td>
<td>4</td>
<td>20</td>
<td>20%</td>
<td></td>
</tr>
<tr>
<td>Number of GT11s</td>
<td>16</td>
<td>16</td>
<td>100%</td>
<td></td>
</tr>
<tr>
<td>Number of RPM macros</td>
<td>28</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Total equivalent gate count for design</strong></td>
<td>295,514</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Additional JTAG gate count for IOBs</td>
<td>10,080</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
6.3.2 Accuracy and Performance Evaluation

The FTIR system with dot-product and FPU co-processors produces valid results with the maximum deviation still 0.0009795%. However, the execution time of this system is nearly the same as that of the FPU-only system (see Table 6.10 on the following page). This is somewhat surprising as the expected best case speedup of a system with both the FPU and the dot-product co-processor should have been close to 5.72x for the dot-product function. Since this function accounts for about 10% of the CPU time, or roughly 16.55 sec (as seen in the profile data in Figure 6.3 on page 52 and the execution times in Table 6.4 on page 51), the net reduction in time should have been at best 13.66 sec in the re-sampling phase. However, less than a 2 sec reduction was observed.

One explanation for the lack of significant reduction in the execution time can be attributed to a higher than expected overhead in getting the data from memory to the dot-product co-processor. To validate this theory, a number of similar systems were built and the performance of the dot-product core was compared to the FPU when working with a smaller data set. The code segment below is an excerpt from the `dotprod` function. The `fin` and `oper` arrays are each 3,472 elements long, built from `sinf` and `cosf` functions, respectively. The loop iterates 28 times (`max_iter = 28`), and the whole dotprod function is called 62 times, covering all values in the `fin` and `oper` arrays. These values were chosen so the performance could also be evaluated when the data is in the on-chip BRAM (64 Kbytes). To optimize performance, `Perflib` is utilized in all tests. The results of these tests comparing the dot-product core to software-only implementation and to the FPU co-processor are shown in Table 6.11 on the next page.

```
1 j = 0;
2 /* align data */
3 for (i = 0; i < max_iter; i++) {
4    src[i] = fin[i];
5    src[i+1] = oper[i];
6    src[i+2] = fin[i+max_iter];
7    src[i+3] = oper[i+max_iter];
8    j += 4;
9 }
10 /* send to dot-prod core */
11 for (i = 0; i < max_iter; i++) {
12    lqfcmx(0, src, i*16);
13 }
14 /* compile with this to force proper assembly code */
15 /* then remove by hand (in assembly) and rebuild */
16 usleep(1);
17 stwfcmx(0, &hw_result, 0);
```
Table 6.10: Execution times for system with dot-product and FPU co-processor, SP math functions, and DP Perflib

<table>
<thead>
<tr>
<th>SW Optimizations</th>
<th>None (base system)</th>
<th>SP Math Functions IBM Perflib</th>
<th>SP Math Functions IBM Perflib</th>
</tr>
</thead>
<tbody>
<tr>
<td>HW Optimizations</td>
<td>None (base system)</td>
<td>APU-FPU (100 MHz)</td>
<td>APU-FPU (100 MHz)</td>
</tr>
<tr>
<td>PPC405 Freq.</td>
<td>200 MHz</td>
<td>200 MHz</td>
<td>200 MHz</td>
</tr>
<tr>
<td>Interferograms</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Detectors</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Software</td>
<td>Time (sec)</td>
<td>Time (sec)</td>
<td>Speedup</td>
</tr>
<tr>
<td>Component</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Re-sampling</td>
<td>1197.7938</td>
<td>149.3297</td>
<td>8.02x</td>
</tr>
<tr>
<td>Spectrum (Phase</td>
<td>117.4963</td>
<td>14.3675</td>
<td>8.18x</td>
</tr>
<tr>
<td>Correction, FFT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TOTAL</td>
<td>1315.2901</td>
<td>163.6972</td>
<td>8.03x</td>
</tr>
</tbody>
</table>

Table 6.11: Dot-product core testing with smaller data set

A few conclusions can be made from the data in Table 6.11. First, it is clearly evident that working with a smaller, more contiguous data set results in better performance than working with larger, less organized chunks of data, as seen in the FTIR spectrometry algorithm. Additionally, both the FPU and the dot-product co-processor achieve better execution times when the data set is stored entirely in BRAM. The results also indicate that the performance of the dot-product co-processor is not significantly affected by the addition of the FPU to the FCB; in other words, the two co-processors sharing the same bus are not slowing each other down. Even though the dot-product core is a valid co-processor, it only improves system performance under favorable memory access conditions, which is not the case in the FTIR spectrometry algorithm.

In the execution time profile (see Figure 6.13 on the next page), the `dotprod_` function is shown to consume less CPU time than before. With both the FPU and dot-product co-processor, the `dotprod_` function consumes 2.95% of the CPU time, compared to the previously observed value of 9.97% (see Figure 6.3 on page 52). However, this does not mean the function executed faster. In fact, as seen in the results in Table 6.10 the speedup is negligible. The value for `dotprod_` function is lower because the profiler does
not include helper functions that are called within the dotprod_ function (otherwise the function main would consume 100% of CPU time). These helper functions could include various low level data copy and manipulation operations. In fact, the profile now shows new functions that take up significant CPU time that were not visible before (for example, memcpy). The cumulative contribution of the helper functions to the overall execution time is the reason why no speedup is seen with the dot-product co-processor, even with the dotprod_ function itself taking up less CPU time.

### 6.4 Increased FPU System Frequencies

Short of implementing another hardware co-processor, a further reduction in the overall execution time can be attained by increasing system frequencies. This is not a trivial task as at higher clock rates it becomes harder to meet the timing constraints. Furthermore, care must be taken to maintain proper CPU/bus frequency ratios.
6.4.1 Motivation

When the APU-FPU is part of the system, the CPU can be clocked at up to 275 MHz in the -11 speed grade V4FX FPGA. The corresponding FPU frequency is thus 137.5 MHz. This ratio, however, is not a valid one for CPU and PLB clock synchronization. There are two groups of ratios that are valid for synchronizing between the CPU and the PLB and they are determined by the \texttt{CPMC405SYNCBYPASS} option in the PPC405 core configuration (Virtex-4 FX only):

1. \texttt{CPMC405SYNCBYPASS} enabled (default): integer ratios between 1:1 and 1:16 are possible

2. \texttt{CPMC405SYNCBYPASS} disabled: \(N/2\) and \(N/3\) ratios are possible for any integer \(N\)
By default, the CPMC405SYNCBYPASS option is enabled for backwards compatibility with the Virtex-II Pro PPC405 processor. Disabling this option allows for fractional ratios provided that the CPU and PLB clocks are rising-edge aligned and the user is ready to accept additional latency for the synchronization. With this option disabled, the maximum CPU frequency under 275 $MHz$ that is synchronized with the maximum PLB clock rate of 100 $MHz$ is 266.67 $MHz$, achieving a ratio of 8/3. The following sections describe a system build with such a ratio, allowing the FPU to run at a higher clock frequency of 133.33 $MHz$. A block diagram showing the cascading DCM configuration used to achieve the necessary frequencies is shown in Figure 6.14 on the preceding page. The dot-product core is removed for this build.

### 6.4.2 Meeting Timing

This particular system build, with higher CPU and bus frequencies, had trouble meeting timing. The reason for this can be partially contributed to the non-standard choice of frequencies: 266.67 $MHz$ for the CPU and 133.33 $MHz$ for the FPU. Although the DCMs can generate these frequencies from the 100 $MHz$ reference clock, the CLKFX output must be used as it has options for multiplication and division of the delay-locked loop. This output has a higher jitter characteristic than the others and can thus lead to poor timing performance.

With the dedicated support of a Xilinx design engineer, and after closely examining the floorplan of the system not meeting timing, it was found that the FPU was being placed too far away from the CPU. Since the PAR tools would not place the FPU closer to the CPU even when running on “high” effort with extra effort “normal,” the only alternative was to manually constrain the placement of the FPU in the UCF file. This was done by constraining the two BRAMs used by the FPU core to be located as close as possible to the CPU. With this fix, the system met all timing constraints. The floorplans before and after manual constraining are shown in Figure 6.15 on the next page. The addition to the UCF file is shown below.

```
1 # Placement for processor and FPU (Ben Jones, Xilinx, Inc.)#
2 INST "*/ppc405_0/ppc405_0/PPC405_ADV_i" LOC = "PPC405_ADV_X0Y1";
3 INST "*/apu_fpu_0/apu_fpu_0/gen_apu_fpu_sp_full.netlist/fpu_rf_twobanks[0].msw_lsw[0].regmem" LOC = "RAMB16_X2Y25";
4 INST "*/apu_fpu_0/apu_fpu_0/gen_apu_fpu_sp_full.netlist/fpu_rf_twobanks[1].msw_lsw[0].regmem" LOC = "RAMB16_X2Y26";
```
Figure 6.15: FPU core placement before (a,c) and after (b,d) manual constraining.
### Table 6.12: Execution times for a high-frequency system with APU-FPU, SP math functions, and DP Perflib

<table>
<thead>
<tr>
<th>Policy</th>
<th>None (base system)</th>
<th>SP Math Functions IBM Perflib (DP)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SW Optimizations</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>HW Optimizations</strong></td>
<td>None (base system)</td>
<td>APU-FPU (133.33 MHz)</td>
</tr>
<tr>
<td><strong>PPC405 Freq.</strong></td>
<td>200 MHz</td>
<td>266.67 MHz</td>
</tr>
<tr>
<td><strong>Interferograms</strong></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Detectors</strong></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Software Component</strong></td>
<td>Time (sec)</td>
<td>Time (sec)</td>
</tr>
<tr>
<td><strong>Re-sampling</strong></td>
<td>1197.7938</td>
<td>114.2044</td>
</tr>
<tr>
<td><strong>Spectrum (Phase Correction, FFT)</strong></td>
<td>117.4963</td>
<td>12.5779</td>
</tr>
<tr>
<td><strong>TOTAL</strong></td>
<td>1315.2901</td>
<td>126.7823</td>
</tr>
</tbody>
</table>

**Figure 6.16:** The spectrum produced by the high-frequency FTIR system on the ML410 board

#### 6.4.3 Accuracy and Performance Evaluation

The FTIR spectrometry system running on a 266.67 MHz CPU and with a 133.33 MHz FPU achieves the lowest execution time compared to all the previous system builds. A speedup of more that 10x is seen compared to the FTIR base system (see Table 6.12). Since this system build is just a higher frequency version of a previous build, device utilization, result accuracy, and the profile data remained unchanged. As a verification of the data processing accuracy, the full and partial spectrum produced by this system is shown in Figure 6.16. These plots show identical resemblance to the reference plots in Figure 4.4 on page 34.
Chapter 7

Result Analysis

This chapter brings together all the results presented throughout chapters 4-6. In particular, results obtained in this thesis are compared to the data collected from the V2P research at NASA Jet Propulsion Laboratory [2]. An estimate of the power consumption, using Xilinx’s XPower tool, is given at the end of this chapter.

7.1 Performance Evaluation

Table 7.1 presents the execution times of all systems built as part of this thesis. Without a doubt, the two software optimizations (using single-precision math library and Perflib) and the inclusion of the APU-FPU core together provide impressive speedup across the board. That is because the aforementioned optimizations affect nearly all portions of the FTIR software, improving both single-precision (SP math functions and APU-FPU) as well as double-precision arithmetic (Perflib).

The dot-product co-processor core, however, has almost no effect on the system performance. As described in section 6.3.2 on page 71, this is most likely due to the non-contiguous pattern of memory access in the dot-product computation of the FTIR spectrometry algorithm. As was shown earlier, smaller more uniformly accessed data sets can achieve nearly 2x speedup over the FPU when using the dot-product co-processor.

<table>
<thead>
<tr>
<th>CPU (MHz)</th>
<th>FPU (MHz)</th>
<th>Dot-Prod (MHz)</th>
<th>SP Math</th>
<th>Perflib</th>
<th>Re-sampling (sec)</th>
<th>Spectrum (sec)</th>
<th>Total (sec)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>200</td>
<td>-</td>
<td>-</td>
<td>n</td>
<td>-</td>
<td>1197.7938</td>
<td>117.4963</td>
<td>1315.2901</td>
<td>1.00x</td>
</tr>
<tr>
<td>200</td>
<td>-</td>
<td>-</td>
<td>y</td>
<td>standard</td>
<td>780.9376</td>
<td>109.9881</td>
<td>890.9257</td>
<td>1.48x</td>
</tr>
<tr>
<td>200</td>
<td>-</td>
<td>-</td>
<td>y</td>
<td>standard</td>
<td>244.1836</td>
<td>44.4243</td>
<td>288.6079</td>
<td>4.56x</td>
</tr>
<tr>
<td>200</td>
<td>100</td>
<td>-</td>
<td>y</td>
<td>DP-only</td>
<td>151.1817</td>
<td>14.3672</td>
<td>165.5489</td>
<td>7.95x</td>
</tr>
<tr>
<td>200</td>
<td>-</td>
<td>200</td>
<td>y</td>
<td>standard</td>
<td>211.4479</td>
<td>44.4456</td>
<td>255.8935</td>
<td>5.14x</td>
</tr>
<tr>
<td>200</td>
<td>100</td>
<td>200</td>
<td>y</td>
<td>DP-only</td>
<td>149.3297</td>
<td>14.3675</td>
<td>163.6972</td>
<td>8.03x</td>
</tr>
<tr>
<td>266</td>
<td>133</td>
<td>-</td>
<td>y</td>
<td>DP-only</td>
<td>114.2044</td>
<td>12.5779</td>
<td>126.7823</td>
<td>10.37x</td>
</tr>
</tbody>
</table>

Table 7.1: Execution times for all V4FX FTIR system builds
Table 7.2: Execution times for high-frequency FTIR system on ML410 board and comparison to NASA JPL V2P board

<table>
<thead>
<tr>
<th>Software Component</th>
<th>V2P (NASA JPL)</th>
<th>ML410 (XILINX)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPC405 Freq.</td>
<td>300 MHz</td>
<td>266.67 MHz</td>
</tr>
<tr>
<td>Interferograms</td>
<td>104</td>
<td>scaled to 104</td>
</tr>
<tr>
<td>Detectors</td>
<td>2</td>
<td>scaled to 2</td>
</tr>
<tr>
<td>SW Optimizations</td>
<td>IBM PERFLIB (standard)</td>
<td>SP Math Functions IBM PERFLIB (DP)</td>
</tr>
<tr>
<td>HW Optimizations</td>
<td>None</td>
<td>APU-FPU (133.33 MHz)</td>
</tr>
<tr>
<td>Re-sampling</td>
<td>780</td>
<td>396</td>
</tr>
<tr>
<td>Spectrum (Phase Correction, FFT)</td>
<td>142+90</td>
<td>44</td>
</tr>
<tr>
<td>Total</td>
<td>1012</td>
<td>440</td>
</tr>
<tr>
<td>Efficiency Score</td>
<td>4.11</td>
<td>10.65</td>
</tr>
</tbody>
</table>

The lowest execution time is obtained with a high-frequency system running at 266.67 MHz CPU and 133.33 MHz FPU. This 33.33% increase in CPU and FPU frequencies over an identical system also increases the speedup by nearly the same amount (from 7.95x to 10.37x). The memory infrastructure was not modified between builds (100 MHz PLB DDR2 controller with 200 MHz memory module), thus suggesting that the peak memory bandwidth has not yet been reached as otherwise the speedup would have been much less than what was observed.

Comparing the high-frequency FTIR system build on the ML410 development board to the V2P NASA JPL implementation shows an overall speedup of 2.30x (see Table 7.2). The results of the high-frequency FTIR build are first scaled to the appropriate number of interferograms and detectors to match what was used in the NASA JPL V2P research task. The reported speedup is seen even though the CPU on the ML410 system is clocked at a lower frequency than on the V2P. This also leads to a higher efficiency score on the ML410 system (the efficiency score is described in section 4.4 on page 38).

In Table 7.3 on the next page the performance of the high-frequency FTIR system is compared to the performance of the BAE RAD750 SBC evaluated at NASA JPL. Even with hardware and software optimizations, the FTIR system on the V4FX hybrid-FPGA still lags behind a software-only implementation on the RAD750; however, the margin is a lot smaller than anything seen previously. Overall, the FPGA system processes the data about 3.5x slower than the RAD750. This is mostly due to the time spent in the re-sampling phase of the FTIR spectrometry algorithm. The spectrum computation is
Table 7.3: Execution times for high-frequency FTIR system on ML410 board and comparison to BAE RAD750 SBC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>RAD750 (BAE)</th>
<th>ML410 (Xilinx)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PPC405 Frequency</td>
<td>133.33 MHz</td>
<td>266.67 MHz</td>
</tr>
<tr>
<td>Interferograms</td>
<td>104</td>
<td>scaled to 104</td>
</tr>
<tr>
<td>Detectors</td>
<td>2</td>
<td>scaled to 2</td>
</tr>
<tr>
<td>SW Optimizations</td>
<td>None</td>
<td>SP Math Functions</td>
</tr>
<tr>
<td></td>
<td></td>
<td>IBM Perflib (DP)</td>
</tr>
<tr>
<td>HW Optimizations</td>
<td>Native FPU</td>
<td>APU-FPU (133.33 MHz)</td>
</tr>
<tr>
<td>Re-sampling</td>
<td>69</td>
<td>396</td>
</tr>
<tr>
<td>Spectrum (Phase Correction, FFT)</td>
<td>42+15</td>
<td>44</td>
</tr>
<tr>
<td>Total</td>
<td>126</td>
<td>440</td>
</tr>
</tbody>
</table>

actually faster on the FPGA than on the RAD750 (1.30x speedup). Additionally, the FPGA is only utilizing one of its two PPC405 cores. A dual-core implementation (investigate in Chapter 8 on page 82) will narrow the margin even further.

7.2 Power Estimation

Xilinx ISE software contains a power estimation tool called XPower. This tool, which is run after PAR, provides a rough estimate of the power consumption of the entire reconfigurable device. The data shown in Table 7.4 on the next page was collected with XPower and is presented next to estimate values for the NASA V2P and BAE RAD750 processing platforms.

The 200 MHz V4FX60 designs consume about 7.5 W of power, from which a constant 4.859 W is attributed to output power, mostly for DDR2\(^1\). This value is a very rough estimate as the type of DDR2 module connected to the board is not taken into consideration. The NASA JPL V2P board consumes 5 W of power, but no data is available on how much of that is attributed to its DDR memory. Thus, the power consumption value for the V4FX60 and the V2P can shift in either direction depending on the particular type of memory used. However, both the V4FX60 and the V2P consume far less power than the BAE RAD750 (20 W).

\(^1\)An accurate power consumption figure for the 266 MHz V4FX60 design could not be obtained with XPower, which reported an enormous value of 15.972 W (clearly wrong). The value listed in the table is an educated guess based on previous system builds and the current CPU and FPU frequencies. The actual power consumption is most likely significantly less than this value.
<table>
<thead>
<tr>
<th>System</th>
<th>CPU (MHz)</th>
<th>FPU (MHz)</th>
<th>Dot-prod (MHz)</th>
<th>Power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Xilinx ML410 (V4FX60)</td>
<td>200</td>
<td>-</td>
<td>-</td>
<td>7.436</td>
</tr>
<tr>
<td>Xilinx ML410 (V4FX60)</td>
<td>200</td>
<td>100</td>
<td>-</td>
<td>7.521</td>
</tr>
<tr>
<td>Xilinx ML410 (V4FX60)</td>
<td>200</td>
<td>-</td>
<td>200</td>
<td>7.556</td>
</tr>
<tr>
<td>Xilinx ML410 (V4FX60)</td>
<td>200</td>
<td>100</td>
<td>200</td>
<td>7.613</td>
</tr>
<tr>
<td>Xilinx ML410 (V4FX60)</td>
<td>266</td>
<td>133</td>
<td>-</td>
<td>&lt;10</td>
</tr>
<tr>
<td>NASA JPL V2P</td>
<td>300</td>
<td>-</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>BAE RAD750</td>
<td>133</td>
<td>present</td>
<td>-</td>
<td>20</td>
</tr>
</tbody>
</table>

Table 7.4: Estimated power consumption of V4FX60, V2P, and BAE RAD750
Chapter 8

Conclusions and Future Work

This thesis started with an all-FORTRAN implementation of the FTIR spectrometry algorithm, converted it to C code, and developed a number of HW/SW systems on the V4FX60 hybrid-FPGA. As part of the conversion task, a detailed process was developed for porting FORTRAN code to C using f2c and targeting the V4FX platform with or without hardware FPU support (see Appendix A on page 89). The execution time of the all software C implementation of the FTIR spectrometry algorithm was recorded and used for comparison as a “base case.” Two software-based optimizations were applied that reduced the execution time by more than 4.5x. These included modifying the code to use all single-precision math library functions (non-ANSI) when dealing with single-precision data and utilizing the IBM Performance Libraries (Perflib) to improve the speed of all single and double-precision arithmetic. Detailed instructions for isolating double-precision optimization from Perflib were presented in Appendix B on page 92. A DP-only Perflib was later used in conjunction with the single-precision APU-FPU to further improve system performance.

The bulk of this thesis dealt with looking into hardware-based improvements to the FTIR spectrometry system. These included the Xilinx APU-FPU, and a single-precision dot-product co-processor. The APU-FPU delivered significant speedup for all single-precision floating-point operations. Its effectiveness was maximized when the system frequencies were increased. The dot-product co-processor, although ineffective in the FTIR spectrometry system due to poor spatial locality of the data, showed nearly a 2x improvement over the APU-FPU when working with smaller, sequentially accessed data sets. Furthermore, it was implemented as a load/store-based APU-connected FCM thus establishing a reference for creating similar APU co-processors. The design of a non-system-based CPU-coupled co-processor is frequently overlooked in design guides, yet it is a very effective way to offload software routines to hardware implementation.

The ML410 development board, on which all of this work was conducted, hosts the
V4FX60 hybrid-FPGA containing two PPC405 processors. This thesis focused on optimizing the performance of the FTIR spectrometry algorithm on a single PPC405 core, however, the design can be extended to utilize both available cores. The block diagram in Figure 8.1 on the following page shows a dual-core design that can be implemented on the ML410 board. The two PPC405 processors each have dedicated PLB interfaces but share a common OPB. On the common OPB, the processors need to negotiate access to the RS232 UART and SystemACE CF controller. This negotiation can be done through dual-ported shared BRAM, accessible by each processor from their respective PLB. The ML410 board has two external memory interfaces that are both utilized in this concept. PPC405 CPU0 uses the DDR2 DIMM (256 Mbytes) while PPC405 CPU1 utilizes the DDR on-board component memory (64 Mbytes). Each of the processors has some dedicated on-chip memory connected through the OCM interface. The instruction side OCM is particularly necessary so each processor can store its own boot code in its own on-chip memory as booting both processors from external memory may not be possible. Both processors have their own FPUs connected on dedicated FCB interfaces. The selected CPU/FPU frequencies for the concept design are 200/100 MHz. The 266/133 MHz ratio was not chosen as with it there may be difficulties in meeting the timing constraints. Once the 200/100 MHz CPU/FPU dual-core system works, higher system frequencies should be investigated. Since the processing of individual interferograms is a completely independent task, an up to 2x reduction in execution time may be possible with a dual-core system. However, one bottleneck that may limit the speedup is negotiating access to the shared CF card controller.

Additional improvement to the overall performance of the FTIR spectrometry system may be possible by rewriting the software in C. The automatic conversion from FORTRAN to C using f2c most likely does not produce optimal code, and it is certainly not appealing to read. Some functions may also need to be rewritten with an optimized pattern of data access. This can help in cases such as the dot-product co-processor.

Further performance improvement may be achieved by trying a different compiler, one that is specifically targeted for the embedded PPC405 processor. A V2P performance study done at the NASA Goddard Space Flight Center concluded that using the WindRiver Diab DCC 5.2 compiler provides a 38% performance increase over the GNU-GCC 3.4 compiler. The comparison was based on running a Dhrystone benchmark application on a 400 MHz PPC405 design. The GNU-GCC compiler achieved 458 DMIPS while the WindRiver Diab DCC achieved 628 DMIPS (as reported by Xilinx) [39].
Figure 8.1: Dual-core concept targeting ML410 development board
Implementing additional hardware co-processors may result in the further reduction of execution time. Using the dot-product design as a reference, the FFT function, for example, can be implemented in the hardware. This will help in the spectrum computation component of the software processing. It may be necessary to re-arrange the data access pattern for optimal co-processor performance, to avoid the pitfall seen when deploying the dot-product core.

Finally, no embedded processing system is complete without an OS. Linux is a good choice and is supported by Xilinx in EDK. It is important to first finalize the hardware design prior to deploying the OS. Support for the APU may be lacking in Linux and getting the OS to recognize the hardware FPU may be a project in itself.

For the FTIR spectrometry algorithm, this thesis started the process of moving from an all software system to a mixed HW/SW implementation on the V4FX60 hybrid-FPGA. In the best case, a more than 10x speedup was achieved compared to the FTIR base system. This implementation, although over 2x faster the V2P system at NASA JPL, still lags behind the current state-of-the-art space processor - the BAE RAD750. However, the margin between the two was narrowed down significantly and with further research, as suggested above, will most likely be eliminated altogether.
Bibliography


Appendix A

Building f2c for EDK

The following is required to use f2c for EDK:

1. A program that converts FORTRAN source into C source:
   http://www.netlib.org/f2c/mswin/f2c.exe.gz

2. A library that must be linked with the generated C source:
   http://www.netlib.org/f2c/libf2c.zip

To set up f2c, start by launching the EDK shell from:

Start>Programs>Xilinx Platform Studio 9.1i>Accessories>Launch EDK Shell

This shells opens a Cygwin environment with many common Linux commands. Extract the f2c executable and place it in the Cygwin usr/bin directory (the actual location of this directory is C:\EDK\cygwin\bin):

$ ls
f2c.exe.gz libf2c.zip
$ gzip -d f2c.exe.gz
$ ls
f2c.exe libf2c.zip
$ cp f2c.exe /usr/bin/f2c.exe

As a quick test to make sure everything is set up correctly, check the version of f2c (it is now in Xilinx's path and can be called from any directory in the EDK shell):

$ f2c --version
f2c (Fortran to C Translator) version 20060506.

Next extract the f2c library source:

$ unzip libf2c.zip
$ ls
f2c.exe  libf2c  libf2c.zip
In the `libf2c` directory, edit `makefile.u` with a common text editor like WordPad. Paste over the modified makefile provide in Appendix C.1 on page 94. Do not compile yet\(^1\).

Start Xilinx Platform Studio and use the base system builder wizard to create a new PowerPC project for a Virtex-4FX FPGA. Specify a 200 MHz processor clock frequency and a 100 MHz bus clock frequency. Check the “enable floating point unit (FPU)” checkbox if a hardware FPU is desired. In the following screens, include a `RS232_Uart` and a 64 KB `PLB BRAM IF CNTLR`. Do not include the memory or peripheral test. Generate the system.

Next create a new software application project and mark it to initialize BRAMs (and do not initialize BRAMs for the ppc405_0_bootloop). From the `libf2c` directory add `arithchk.c` to the project. Specify the following compile options (notice the linking against the math library)\(^2\):

```
-mfpu=sp_full -DNO_FPINIT -lm
```

Build the whole hardware and software systems. Configure HyperTerminal with the proper baud rate to listen to the board output (the default baud rate is 9600). Download the bitstream to the board and watch for the output. It should be:

```
#define IEEE_MC68k
#define Arith_Kind_ASL 2
#define Double_Align
```

The define statements above are produced by the `arithchk.c` program which runs on the embedded PowerPC 405 processor in the FPGA. This program determines the specific arithmetic characteristics that properly represent the embedded processor.

Next copy the `ppc405_0\lib` directory inside the EDK project directory into the `libf2c` directory. The `ppc405_0\lib` directory includes processor-specific library files that are necessary for proper compilation of `libf2c`. These files are different from build to build depending on the system configuration. It is absolutely crucial that these files come from a system that matches the floating-point support options specified in the makefile. Now compile `libf2c` from the location of its makefile:

```
$ make -f makefile.u
[... compile messages ...]
```

---

\(^1\)This document assumes the user wants full single precision floating-point support through the APU-FPU. If divide and square root operations support through the co-processor is not necessary, replace all instances of `-mfpu=sp_full` with `-mfpu=sp_lite`. Note that this requires updating the `CFLAGS` field in the makefile provided in Appendix C.1 on page 94. In this case, the divide and square root operations will be done through software emulation. If floating-point support through APU-FPU is not desired at all (for example, when compiling with `Perflib` option `-mppcperflib`), remove the `-mfpu=` option altogether.

\(^2\)The `-mfpu=sp_full` and `-lm` options can be omitted as they are inserted automatically by EDK.
On the first compilation, it is expected to receive the error seen above. The first compilation is necessary in order to generate certain header files which will be needed for the second compilation. Modify the newly generated arith.h file in the libf2c directory. Into it, paste the define statements produced by the development board in the previous step. Once again compile libf2c. This time, no errors should be generated.

At this point, f2c is now ready to be used with an EDK project provided that f2c.h and the compiled libf2c.a are in the project’s include (-I) and library (-L) search paths, respectively. To convert FORTRAN source into C source, issue the following command in the EDK shell:

```
$ ls
hello.f
$ f2c hello.f
hello.f:
    MAIN:
$ ls
hello.c hello.f
```

The generated C source can now be used in the EDK project. The following compile flags must be specified to properly link the f2c library, the math library, and utilize the APU-FPU hardware (if enabled):

```
-mfpu=sp_full -lf2c -lm
```
Appendix B

Recompiling IBM PowerPC Perflib for Double-precision Optimization Only

To recompile the IBM PowerPC Perflib, first obtain the source\(^1\) (ibmeppcperflib-1.1.tar.gz) from the project homepage:

http://sourceforge.net/projects/ppcperflib/

Next launch the EDK shell from:

Start>Programs>Xilinx Platform Studio 9.1i>Accessories>Launch EDK Shell

This shell opens a Cygwin environment with many common Linux commands. Extract the downloaded source:

$ ls
ibmeppcperflib-1.1.tar
$ tar -xvf ibmeppcperflib-1.1.tar
$ ls
ibmeppcperflib-1.1.tar perflibs
$ cd perflibs
$ ls
COPYING.LIB Makefile doc fpopt include stropt

Edit Makefile with a common text editor like WordPad. Paste over the modified makefile provided in Appendix C.2 on page 98. Also edit Makefile in the fpopt directory and paste over the modified makefile provided in Appendix C.3 on page 100.

Next browse to the ppc405_0\lib directory as described in Appendix A on page 89. Copy the contents of this directory into the fpopt directory under perflibs. Issue the make command from the perflibs directory to build Perflib.

Once the compilation is done, the Perflib double-precision only library can be used with an EDK project provided that lib\libppcfp.a is in the project’s library (-L) search

\(^1\)This project uses Perflib v1.1.
path. Link to the *Perflib* routines by specifying the *-lppcfp* option\(^2\).

\(^2\)This option may be used together with *-mfpu=sp\_full* and *-mfpu=sp\_lite* options, which are automatically inserted by EDK if an APU-FPU unit is present.
Appendix C

Select Code Listings

C.1 Makefile for libf2c

```bash
# f2c makefile
# FOR USE WITH Xilinx EDK (targeting embedded PowerPC processor)
# >> with full APU-FPU support <<
#
# NOTE: for lite APU-FPU support, change -mfpu=sp_full to -mfpu=sp_lite
# in CFLAGS; remove -mfpu= if no APU-FPU support is desired
#
# Modified by: Dmitriy Bekker
# Rochester Institute of Technology
# May 2007
# =============================================================
#
# Unix makefile: see README.
# For C++, first "make hadd".
# If your compiler does not recognize ANSI C, add
# -DKR_headers
# to the CFLAGS = line below.
# On Sun and other BSD systems that do not provide an ANSI sprintf, add
# -DUSE_STRLEN
# to the CFLAGS = line below.
# On Linux systems, add
# -DNON_UNIX_STDIO
# to the CFLAGS = line below. For libf2c.so under Linux, also add
# -fPIC
# to the CFLAGS = line below.
.
.SUFFIXES: .c .o
CC = powerpc-eabi-gcc
LD = powerpc-eabi-ld
AR = powerpc-eabi-ar
RNLIB = powerpc-eabi-ranlib
SHELL = /bin/sh
CFLAGS = -O3 -DNON_UNIX_STDIO -DNO_TRUNCATE -DNON_POSIX_STDIO -mfpu=sp_full
LPATH = -L./lib/
# compile, then strip unnecessary symbols
.c.o:
  $(CC) -c -DSkip_f2c_Undefs $(CFLAGS) $(LPATH) $*.c
  #$(LD) $(LPATH) -r -x -o $*.xxx $*.o
  #mv $*.xxx $*.o

# Under Solaris (and other systems that do not understand ld -x),
# omit -x in the ld line above.
```

---

1This is a modified version of the makefile provided in http://www.netlib.org/f2c/libf2c.zip
## If your system does not have the ld command, comment out
## or remove both the ld and my lines above.

MISC = f77vers.o i77vers.o main.o s_rnge.o abort.o exit.o getarg.o iargc.o\
      getenv.o signal.o s_stop.o s_paus.o system.o cabs.o\n      derf.o derfc.o erf.o erfc.o sig_die.o uninit.o

POW = pow_ci.o pow_dd.o pow_di.o pow_hh.o pow_i.o pow_ri.o pow_zz.o

CX = c_abs.o c_cos.o c_div.o c_exp.o c_log.o c_sin.o c_sqrt.o

DCX = z_abs.o z_cos.o z_div.o z_exp.o z_log.o z_sin.o z_sqrt.o

REAL = r_abs.o r_acos.o r_asin.o r_atan.o r_atn2.o r_cnjg.o r_cos.o\      r_cosh.o r_dim.o r_exp.o r_imag.o r_int.o\      r_lg10.o r_log.o r_mod.o r_nint.o r_sign.o\      r_sin.o r_sinh.o r_sqrt.o r_tan.o r_tanh.o

DBL = d_abs.o d_acos.o d_asin.o d_atan.o d_atn2.o\      d_cnjg.o d_cos.o d_cosh.o d_dim.o d_exp.o\      d_imag.o d_int.o d_lg10.o d_log.o d_mod.o\      d_nint.o d_prod.o d_sign.o d_sin.o d_sinh.o\      d_sqrt.o d_tan.o d_tanh.o

INT = i_abs.o i_dim.o i_dnnt.o i_index.o i_len.o i_mod.o i_nint.o i_sign.o\      lbitbits.o lbitshft.o

HALF = h_abs.o h_dim.o h_dnnt.o h_index.o h_len.o h_mod.o h_nint.o h_sign.o

CMP = l_ge.o l_gt.o l_le.o l_lt.o hl_ge.o hl_gt.o hl_le.o hl_lt.o

EFL = ef1asc.o ef1cmc.o

CHAR = f77_aloc.o s_cat.o s_cmp.o s_copy.o

I77 = backspac.o close.o dfe.o dolio.o due.o endfile.o err.o\      fmt.o fntlib.o ftell.o i.o ilw.o inquire.o lread.o lwrite.o\      open.o rdfmt.o rewind.o rsfe.o rsi.o rsne.o sfe.o sue.o\      typesize.o ulio.o utility.o wref.o wrfmt.o wsfe.o wsle.o wsne.o xwane.o

QINT = pow_qq.o qbitbits.o qbitshft.o ftell64.o

TIME = dttime.o etime.o

# If you get an error compiling dttime.o or etime.o, try adding
# -DUSE_CLOCK to the CFLAGS assignment above; if that does not work,
# omit $(TIME) from OFILES = assignment below.

# To get signed zeros in write statements on IEEE-arithmetic systems,
# add -DSIGNED_ZEROS to the CFLAGS assignment below and add signbit.o
# to the end of the OFILES = assignment below.

# For INTEGER*8 support (which requires system-dependent adjustments to
# f2c.h), add $QINT to the OFILES = assignment below...

OFILES = $(MISC) $(POW) $(CX) $(REAL) $(DBL) $(INT) \      $(HALF) $(CMP) $(EFL) $(CHAR) $(I77) $(TIME)

all: f2c.h signal1.h sysdep1.h libf2c.a

libf2c.a: $(OFILES)
  $(AR) r libf2c.a ??
  -$(RNLIB) libf2c.a

## Shared-library variant: the following rule works on Linux
## systems. Details are system-dependent. Under Linux, -fpic
## must appear in the CFLAGS assignment when making libf2c.so.
## Under Solaris, use -Kpic in CFLAGS and use "1d -G" instead
## of "cc -shared".

libf2c.so: $(OFILES)
  $(CC) -shared -o libf2c.so $(OFILES)

## If your system lacks ranlib, you don’t need it; see README.

f77vers.o: f77vers.c
  $(CC) -c f77vers.o
i77vers.o: i77vers.c
$(CC) -c i77vers.c

# To get an "f2c.h" for use with "f2c -C++", first "make hadd"
hadd: f2c.h0 f2ch.add
cat f2c.h0 f2ch.add >f2c.h

# For use with "f2c" and "f2c -A":
f2c.h: f2c.h0
cp f2c.h0 f2c.h

# You may need to adjust signal1.h and sysdep1.h suitably for your system...
signal1.h: signal1.h0
cp signal1.h0 signal1.h

sysdep1.h: sysdep1.h0
cp sysdep1.h0 sysdep1.h

# If your system lacks onexit() and you are not using an
# ANSI C compiler, then you should uncomment the following
# two lines (for compiling main.o):
#main.o: main.c

# On at least some Sun systems, it is more appropriate to
# uncomment the following two lines:
#main.o: main.c

# $(CC) -c -DNO_ONEXIT -DSkip_f2c_Undefs main.c

install: libf2c.a

cp libf2c.a $(LIBDIR)
-$(RNLIB) $(LIBDIR)/libf2c.a

clean:
   rm -f libf2c.a *.o arith.h signal1.h sysdep1.h

backspac.o: fio.h
close.o: fio.h
dfe.o: fio.h
dfe.o: fmt.h
due.o: fio.h
dief.o: fio.h rawio.h
derr.o: fio.h rawio.h
fmt.o: fio.h
fmt.o: fmt.h
iio.o: fio.h
iio.o: fmt.h
ilnw.o: fio.h
ilnw.o: lio.h
inquire.o: fio.h
lread.o: fio.h
lread.o: fmt.h
lread.o: lio.h
lread.o: fp.h
lwrite.o: fio.h
lwrite.o: fmt.h
lwrite.o: lio.h
open.o: fio.h rawio.h
rdfmt.o: fio.h
rdfmt.o: fmt.h
rdfmt.o: fp.h
rewind.o: fio.h
rsfe.o: fio.h
rsfe.o: fmt.h
rsli.o: fio.h
rsli.o: lio.h
rsne.o: fio.h
rsne.o: lio.h
sfe.o: fio.h
signbit.o: arith.h
sue.o: fio.h
uio.o: fio.h
uninit.o: arith.h
util.o: fio.h
wref.o: fio.h
wref.o: fmt.h
wrtfmt.o: fio.h
wrtfmt.o: fmt.h
wsfe.o: fio.h
wsfe.o: fmt.h
wsle.o: fio.h
wsle.o: lio.h
wsne.o: fio.h
wsne.o: lio.h
xwsne.o: fio.h
xwsne.o: lio.h
xwsne.o: fmt.h
arithmetic.h: arithmeticchk.c
$(CC) $(CFLAGS) $(LPATH) -DNO_FPINIT arithmeticchk.c -lm ||
$(CC) -DNO_LONG_LONG $(CFLAGS) $(LPATH) -DNO_FPINIT arithmeticchk.c -lm
./a.out arithmetic.h
rm -f a.out arithmetic.o

check:
xsum Notice README abort.c arithmeticchk.c backspace.c c_abs.c c_cos.c \ c_div.c c_exp.c c_log.c c_sin.c c_sqrt.c cabs.c close.c conmptry.bat \ d_abs.c d_acos.c d_asin.c d_atan.c d_atn2.c d_cnjg.c d_cos.c d_cosh.c \ d_dim.c d_div.c d_imag.c d_int.c d_log10.c d_log.c d_mod.c \ d_nint.c d_prod.c d_sign.c d_sin.c d_sinh.c d_sqrt.c d_tan.c \ d_tanh.c derd_.c derfc_.c dfe.c dolo.c dt ime_c due.c dflasc_c.c \ efldmc_c.c endfile.c erf_.c erfc_.c err.c etime_.c exit_.c f2c.h.h \ f2ch.add f77-aloc.c f77vers.c fio.h fmt.c fmt.h fmtlib.c \ fp.h ftell_.c ftell64.c \ getarg_.c getenv_.c h_abs.c h_dim.c h_dnt.c h_dntt.c h_len.c \ h_mod.c h_nint.c h_sign.c h_ge.c h_gt.c h_le.c h_lt.c \ i77vers.c i_abs.c i_dim.c i_dntt.c i_index.c i_len.c i_mod.c \ i_nint_.c i_prod.c i_sign.c icarg.c ilio.c ilnw.c inquire.c l_ge.c l_gt.c \ l_le.c l_lt.c libbits.c libshft.c libf2c.lib libf2c.sys lio.h \ lread.c lwrite.c main.c makefile.sy makefile.make makefile.make \ makefile.wat math.hc mkfile.plan9 open.c pow_cli_c pow_dd.c \ pow_d.c pow hh.c pow_i.c pow qq.c pow ri .c pow zz .c \ qbitbits.c qbitshft.c r_abs.c r_acos.c r_asin.c r_atan.c r_atn2.c \ r_cnjg.c r_cos.c r_cosh.c r_dim.c r_exp.c r_imag.c r_int.c r_log10.c \ r_log.c r_mod.c r_nint.c r_sign.c r_sin.c r_sinh.c r_sqrt.c \ r_tan.c r_tanh.c rawio.h rdfmt.c rewind.c rsfe.c rsli.o rsne.o \ s_cat.c s cmp .c s_copy.c s_paus.c s_rngc.c s_stop.c scompry.bat sfe.c \ sig_die.o signal1.h0 signal1_.c sigint.bit.sue.c syadepl.h0 system_.c \ typesize.c \ ulo.c uninit.c util.c wref.c wrfmt.o wsfe.c wsle.c wsne.c xwsne.c \ z_absc.z_cos.c z_div.c z_exp.c z_log.c z_sin.c z_sqrt.c \ cmp xsum0.out xsum1.out & & mv xsum1.out xsum.out || diff xsum[01].out
# Perflib makefile (main)
# FOR USE WITH Xilinx EDK (targeting embedded PowerPC processor)
# double-precision optimization only <<
# Modified by: Dmitriy Bekker
# Rochester Institute of Technology
# April 2007
#
# makefile, pl_common, pl_linux 12/12/03 16:07:34
# Copyright (C) 2003 IBM Corporation
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or
# without modification, are permitted provided that the following
# conditions are met:
# *
# Redistributions of source code must retain the above
# copyright notice, this list of conditions and the following
disclaimer.
# *
# Redistributions in binary form must reproduce the above
copyright notice, this list of conditions and the following
disclaimer in the documentation and/or other materials
provided with the distribution.
# *
# Neither the name of IBM nor the names of its contributors
# may be used to endorse or promote products derived from this
# software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
# CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
# MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
# BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
# OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
# PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
# OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
# USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Make FP and string libraries
#
PREFIX = powerpc-eabi-
MAKE = make
FPDIR = ./fpopt
LIBDIR = ./lib
FPFLIBA = libppcfp.a
FPFLIBSO = libppcfp.so

libs:
    cd $(FPDIR);$(MAKE) PREFIX="$(PREFIX)" MAKE="$(MAKE)"
    mkdir -p $(LIBDIR)
    cp -p $(FPDIR)/$(FPFLIBA) $(LIBDIR)
    cp -p $(FPDIR)/$(FPFLIBSO) $(LIBDIR)

C.2 Makefile (main) for Double-precision Only Perflib
clean:

@cd $(FPDIR);$(MAKE) clean
@rm $(LIBDIR)/*

clobber: clean

###
C.3 Makefile (fpopt) for Double-precision Only Perflib

```bash
# Perflib makefile (fpopt)
# FOR USE WITH Xilinx EDK (targeting embedded PowerPC processor)
# >> double-precision optimization only <<
# Modified by: Dmitriy Bekker
# Rochester Institute of Technology
# April 2007
#
# ==============================================================
#
# # Options for GCC compiler
# ==============================================================

PREFIX ?=/opt/hardhat/devkit/ppc/405/bin/ppc_405-
CC = $(PREFIX)gcc
CPP = $(PREFIX)cpp
AS = $(PREFIX)as
AR = $(PREFIX)ar
LINKRW = $(PREFIX)ld -Ttext=$(TEXT_ORG) -Tdata=$(DATA_ORG)
LD = $(PREFIX)ld
INCLINK = $(PREFIX)ld -r
RANLIB = $(PREFIX)ranlib

ASFLAGS = -g
CPPFLAGS = -I../include
CFLAGS = -g -msoft-float -static

# The following may be required with some cross-compilers to resolve startup symbols
```

1 # Perflib makefile (fpopt)
2 # FOR USE WITH Xilinx EDK (targeting embedded PowerPC processor)
3 # >> double-precision optimization only <<
4 #
5 # Modified by: Dmitriy Bekker
6 # Rochester Institute of Technology
7 # April 2007
8 # ==============================================================
9 #
10 # Copyright (C) 2003 IBM Corporation
11 # All rights reserved.
12 #
13 # Redistribution and use in source and binary forms, with or
14 # without modification, are permitted provided that the following
15 # conditions are met:
16 #
17 # * Redistributions of source code must retain the above
18 # copyright notice, this list of conditions and the following
19 # disclaimer.
20 # * Redistributions in binary form must reproduce the above
21 # copyright notice, this list of conditions and the following
22 # disclaimer in the documentation and/or other materials
23 # provided with the distribution.
24 # * Neither the name of IBM nor the names of its contributors
25 # may be used to endorse or promote products derived from this
26 # software without specific prior written permission.
27 #
28 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
29 # CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
30 # INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
31 # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
32 # DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
33 # BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
34 # OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
35 # PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
36 # PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
37 # OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
39 # USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40 #
41 #---
42 # Options for GCC compiler
43 #---
44
45 # The following may be required with some cross-compilers to resolve startup symbols
```
# in the test programs.
CFLAGS = -g -msoft-float -static -mads
# The following sends a link map to standard out
LDFLAGS = -Wl,-M
# following flag settings are required to make a RiscWatch executable (testfloatr)
ASFLAGS = -gdwarf
CFLAGS = -gdwarf -msoft-float -static
#TEXT_ORG= 0x26000
#DATA_ORG= 0x36000
TFLOATG= testfloatg
TFLOATO= testfloato
TFLOATR= testfloatr
TARGET_LIB= libppcfp.a
TARGET_SO= libppcfp.so
LIBOBJS= ppc_fadd.o ppc_fsub.o ppc_fmul.o ppc_fdiv.o ppc_fcmpd.o
OBJTF = genfloat.o
all: $(TARGET_LIB) $(TARGET_SO)
testprogs: $(TFLOATG) $(TFLOATO)

# rule to make optimized floating point library for linking with static executables
$(TARGET_LIB): $(LIBOBJS)
  $(AR) cr $(TARGET_LIB) $(LIBOBJS)
  $(RANLIB) $(TARGET_LIB)

# rule to make shared floating point library for linking with dynamic executables
$(TARGET_SO): $(LIBOBJS)
  $(CC) -shared -Wl,-soname,$(TARGET_SO).1 -o $(TARGET_SO).1.0 $(LIBOBJS)
  ln -s $(TARGET_SO).1.0 $(TARGET_SO).1
  ln -s $(TARGET_SO).1 $(TARGET_SO)

# This executable links with the default GCC floating point operations
$(TFLOATG): $(OBJTF) $(MAKEFILE)
  @echo "Loading $(TFLOATG) ..."
  $(CC) $(CFLAGS) $(LDFLAGS) $(OBJTF) -o $(TFLOATG)
  @echo "Done ..."

# This executable links with the optimized floating point libraries
# Note: libppcfp is included a second time in the link options below so that
# any references to floating point operations that occur in libc are
# resolved in libppcfp, rather than the default libgcc.
$(TFLOATO): $(OBJTF) $(MAKEFILE) $(TARGET_LIB)
  @echo "Loading $(TFLOATO) ..."
  $(CC) $(CFLAGS) $(LDFLAGS) $(OBJTF) -o $(TFLOATO) \
  -L. -lppcfp -lc -lppcfp \
  @echo "Done ..."

# This executable is for standalone testing under RiscWatch
# Note: Prior to making this executable, it is necessary to uncomment the
# RiscWatch definitions above and re-make the floating point library.
$(TFLOATR): $(OBJTF) $(MAKEFILE) $(TARGET_LIB)
  @echo "Loading $(TFLOATR) ..."
  $(LINKRW) $(OBJTF) -e main -o $(TFLOATR) \ 
  -L. -lppcfp -lc -lppcfp -lgcc \
  @echo "Done ..."
clean:
  @rm -f *.o
@rm -f core *.a *.so*
@rm -f $(TFLOATG) $(TFLOATO) $(TFLOATR) $(TARGET_LIB)
clobber: clean

###
**C.4 Original Top-level FTIR Spectrometry Source (matmos-ipp.f2)**

```fortran
program matmos_ipp
implicit none

data declarations

integer*4 & errnum, ! Error code (0-ok, <0=fatal, >0=recoverable)
& inpstat, ! Value of IOSTAT from input file read
& lun, ! Logical Unit Number for file I/O
& mip, ! Maximum number of input points or FFT size
& ndet, ! Number of detectors
& jdet, ! Loop variable for the current detector
& winfun, ! Exponent of the COS windowing function
& nop, ! Number of interpolation Operator Points
& nso, ! Number of pre-computed Sub-Operators
& irun, ! Scan number in the occultation
& counter, ! Point count, data destination into buffers
& specount, ! Spectrum Point count
& izpd, ! Point index (location) of ZPD
& nphr, ! Number of points on one side of ZPD used for phase
& indexa ! Generic loop index

parameter (mip=2**21)
parameter (ndet=1)
parameter (lun=20)
parameter (winfun=8)
parameter (nop=56)
parameter (nso=8192)

character*4 & infile, ! Name of program input file
parameter (infile='ascii-tint07000.026')

logical*4 & filexist ! Keeps track of file existence

real*4 & ylm(mip), ! Input time-domain laser interferogram
& yir(mip,ndet), ! Input time-domain IR interferograms
& oper(nop*nso), ! Array holding the pre-computed operators
& ryir(mip,ndet) ! Path-difference domain IR interferograms

real*8 & dphase(mip) ! Used internally by subroutine 't2x'

initialize variables.

errnum=0
inpstat=0

pre-compute interpolation operator

write(*, '(a)') 'Pre-computing interpolation operator'
call pcoper(1.0,winfun,nop,nso,oper)

(Future) Loop over the scans that make up one occultation
```

\[2\] This source was provided by the NASA Jet Propulsion Laboratory
do irun=26,26

c Check that input file exists, if so open it.
c inquire(file=infile,exist=fileexist,iostat=inpstat)
if(inpstat.ne.0) then
  errnum=-1
  write(*,'(2a)')'Error: inquire failed on input file ',infile
else if(fileexist) then
  open(unit=lun,file=infile,status='old',iostat=inpstat)
  if(inpstat.ne.0) then
    errnum=-1
    write(*,'(2a)')'Error: open failed on input file ',infile
  else
    write(*,'(2a)')'Reading time-domain interferogram: ',infile
  endif
else
  errnum=-1
  write(*,'(2a)')'Error: please provide input file ',infile
endif
c Read time-domain interferogram
c
  counter=0
do while((inpstat.eq.0).and. ! Not at end-of-file
  & (errnum.eq.0)) ! And no errors
  counter=counter+1
  read(unit=lun,fmt='*,iostat=inpstat)
  & (ylm(counter),yir(counter,jdet),jdet=1,ndet)
  if (inpstat.ne.0) then
    counter=counter-1
  endif
enddo ! while((inpstat.eq.0).and.(errnum.eq.0))
c Close the input file.
c close(unit=lun,iostat=inpstat)
if(inpstat.ne.0) then
  errnum=-1
  write(*,'(2a)')'Error: close failed on input file ',infile
endif
c Convert from time domain to path difference domain
c if(errnum.eq.0) then
  write(*,'(a)')'Converting to path-difference domain'
call t2f (nop,nso,oper,mip,ndet,ylm,yir,ryir,counter,dphase)
endif
c Compute spectrum
c if(errnum.eq.0) then
  write(*,'(a)')'Computing spectrum'
do jdet=1,ndet
  specount=counter
  call ipplite(mip,22,0,1,ryir(1,jdet),specount,izpd,nphr)
c Display a section of the spectrum
c do indexa=(3*specount)/5,((3*specount)/5)+1000
  write(*,'(SP1PE16.8E2)') ryir(indexa,jdet)
endo
endif

end do  ! irun-26,26
stop
end

include 'pcoper.f'
include 't2x.f'
include 'ipp-lite.f'
C.5 No I/O Top-level FTIR Spectrometry Source (*matmos-ipp-chk-noio.f*)

```fortran
program matmos_ipp
implicit none
!
Data declarations
!
integer*4 & errnum, ! Error code (0-ok, <0=fatal, >0=recoverable)
! & inpstat, ! Value of IOSTAT from input file read
! & lun, ! Logical Unit Number for file I/O
! & mip, ! Maximum number of input points or FFT size
! & ndet, ! Number of detectors
! & jdet, ! Loop variable for the current detector
! & winfun, ! Exponent of the COS windowing function
! & nop, ! Number of interpolation Operator Points
! & nso, ! Number of pre-computed Sub-Operators
! & irun, ! Scan number in the occultation
! & counter, ! Point count, data destination into buffers
! & specount, ! Spectrum Point count
! & izpd, ! Point index (location) of ZPD
! & nphr, ! Number of points on one side of ZPD used for phase
! & chkoff, ! Point offset in spectrum of the reference result
! & chkdev, ! Index of max deviation between reference and calculated
! & indexa ! Generic loop index
!
parameter (mip=2**21)
parameter (ndet=1)
! parameter (lun=20)
parameter (winfun=8)
parameter (nop=56)
parameter (nso=8192)
parameter (chkcnt=1000)
!
character
! & infile*(*) ! Name of program input file
! parameter (infile='ascii-tint07000.026')
!
! logical*4
! & filexist ! Keeps track of file existence
!
real*4 & ylm(mip), ! Input time-domain laser interferogram
& yir(mip,ndet), ! Input time-domain IR interferograms
& oper(nop*nso), ! Array holding the pre-computed operators
& ryir(mip,ndet), ! Path-difference domain IR interferograms
& chkspe(chkcnt),! Reference spectrum for comparison with calculated
& curdev, ! Current deviation between reference and calculated
& maxdev ! Maximum deviation between reference and calculated
!
real*8 & dphase(mip) ! Used internally by subroutine ’t2x’
!
include ‘chkspe-data.inc’
!
Initialize variables.
!
errnum=0
```

This is a modified version of the source provided by the NASA Jet Propulsion Laboratory
Pre-compute interpolation operator

write(*, '(a)') 'Pre-computing interpolation operator'

call pcoper(1.0, winfun, nop, nso, oper)

(Future) Loop over the scans that make up one occultation

do irun=26, 26

c Check that input file exists, if so open it.

inquire(file = infile, exist = fileexist, iostat = inpstat)

if(inpstat.ne.0) then
  errnum=-1
  write(*, '(2a)') 'Error: inquire failed on input file ', infile
elseif(fileexist) then
  open(unit = lun, file = infile, status = 'old', iostat = inpstat)
  if(inpstat.ne.0) then
    errnum=-1
    write(*, '(2a)') 'Error: open failed on input file ', infile
  else
    write(*, '(2a)') 'Reading time-domain interferogram: ', infile
    endif
else
  errnum=-1
  write(*, '(2a)') 'Error: please provide input file ', infile
endif

c Read time-domain interferogram

counter=0

read(unit = lun, fmt = *, iostat = inpstat)
& (ylm(counter), yir(counter, jdet), jdet = 1, ndet)

if(inpstat.ne.0) then
  counter=counter-1
endif
enddo ! while((inpstat.eq.0).and.(errnum.eq.0))

c Close the input file.

close(unit = lun, iostat = inpstat)

if(inpstat.ne.0) then
  errnum=-1
  write(*, '(2a)') 'Error: close failed on input file ', infile
  endif

c Convert from time domain to path difference domain

if(errnum.eq.0) then
  write(*, '(a)') 'Converting to path-difference domain'
  call t2f (nop, nso, oper, mip, ndet, ylm, yir, ryir, counter, dphase)
  endif

c Compute spectrum

c
if(errnum.eq.0) then
  write(*, '(a)') 'Computing spectrum'
  do jdet=1, ndet
    specount=counter
  enddo
endif
call ipplite(mip,22,0,1,ryir(1,jdet),specount,izpd,nphr)

C Search for max deviation between reference and calculated

maxdev=0.0
chkdev=1
chkoff=((3*specount)/5)-1

do indexa=1,chkcnt
  curdev=abs(chkspe(indexa)-ryir(chkoff+indexa,jdet))
  if (curdev.gt.maxdev) then
    maxdev=curdev
    chkdev=indexa
  endif
endo

write (*,*)'Maximum deviation of ',maxdev/chkspe(chkcnt),
!', at ',chkdev
endif
endo
end do ! irun=26,26
stop
end

include 'pcoper.f'
include 't2x.f'
include 'ipp-lite.f'
C.6 Partial FTIR Spectrometry C-source (xilinx-matmos-ipp-chk_orig.c)

```c
/* xilinx-matmos-ipp-chk.f -- translated by f2c (version 20060506).
You must link the resulting object file with libf2c:
  on Microsoft Windows system, link with libf2c.lib;
  on Linux or Unix systems, link with ../path/to/libf2c.a -lm
or, if you install libf2c.a in a standard place, with -lf2c -lm
-- in that order, at the end of the command line, as in
  cc *.o -lf2c -lm
Source for libf2c is in /netlib/f2c/libf2c.zip, e.g.,
  http://www.netlib.org/f2c/libf2c.zip
*/

/*****************************************************************************/
/* standard includes */
#include <stdio.h>  /* for standard i/o, xil_printf */
#include <stdlib.h> /* common functions, atof */
#include <math.h>  /* for math functions */

/* local includes */
#include "xparameters.h" /* system specific parameters and addresses */
#include "xcache_l.h" /* cacheable memory enable/disable */
#include "sysace_stdio.h" /* sysACE i/o */
#include "xsysace_l.h" /* sysACE parameters and addresses */
#include "qxFpu_utils.h" /* for qxFpu_printFloat */
#include "f2c.h" /* for f2c functions */

/* include timing routines only if profiling is off */
#ifndef PROFILING
#include "xtime_l.h" /* for timing */
#endif

/* define cacheable memory regions
* each bit in the regions variable stands for 128MB of memory:
* regions --> cached address range
* ------------|--------------------------------------------------
* 0x80000000 | [0, 0x7FFFFFF]
* 0x00000001 | [0xF8000000, 0xFFFFFFFF]
* 0x80000001 | [0, 0x7FFFFFF], [0xF8000000, 0xFFFFFFFF]
*/
#define INSTR_CACHE 0x00000003
#define DATA_CACHE 0x00000003

/* for timing calculations */
#define CYCLES_PER_SEC XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ

/* for sysACE setup */
#define SYSACE_BASEADDR XPAR_SYSACE_COMPACTFLASH_BASEADDR

/* for ASCII read/write functions */
#define READLENGTH 29 /* number of characters in a line + 1 terminator */
#define FLOATLENGTH 14 /* number of characters for one float, exp, signs */
#define WRITELENGTH 18 /* number of characters in a line + 1 terminator */

/* redefine the qxFpu_printFloat function */
#define printfloat(a,b,c) qxFpu_printFloat(a,b,c)

#define Instruction_cache 0x00000003
#define Data_cache 0x00000003
```

---

Only the initialization, global variables, MAIN__ and file I/O function are shown
/ * ASCII read/write functions */
int read_data( char[], real *, real * );
int write_data( char[], real *, int );
/*****************************************************************************/
/* Common Block Declarations */
struct {
   real pii, p7, p7two, c22, s22, pi2;
} con_;
#define con_1 con_
struct {
   real pii, p7, p7two, c22, s22, pi2;
} con1_;
#define con1_1 con1_
/* Table of constant values */
static integer c__1 = 1;
static real c_b4 = 1.f;
static integer c__8 = 8;
static integer c__56 = 56;
static integer c__8192 = 8192;
static integer c__22 = 22;
static integer c__0 = 0;
static integer c__5 = 5;
static integer c__3 = 3;
static integer c__1024 = 1024;
static integer c__15 = 15;
static integer c__512 = 512;
static integer c__2 = 2;
static real c_b71 = .125f;
static real c_b96 = 0.f;
/* Main program */
int MAIN__(void)
{
   /* Initialized data */
   static real chkspe[1000] = { 40913887200.f, 40869351400.f, 40946221100.f,
      40986394600.f, 40983822300.f, 40980279300.f, 40981770200.f,
      40984035300.f, 40986681300.f, 40984100900.f, 40980774900.f,
      40982343700.f, 40986218500.f, 40985968600.f, 40982106100.f,
      40981151700.f };
/* Builtin functions */
integer s_wsfe(cilist *), do_fio(integer *, char *, ftnlen), e_wsfe(void);
/* Subroutine */ int s_stop(char *, ftnlen);

/* Local variables */
static integer specount;
extern /* Subroutine */ int t2f_(integer *, integer *, real *, integer *
integer *, real *, real *, real *, integer *, doublereal *);
static real ylm[2097152], yir[2097152] /* was [2097152][1] */;
static integer jdet;
static real oper[458752];
static integer izpd, nphr, irun;
static real ryir[2097152] /* was [2097152][1] */;
static integer chkoff, chkdev;
static doublereal dphase[2097152];
static integer indexa;
static integer jdet;
static real spechk[1000], maxdev, curdev;
extern /* Subroutine */ int pcoper_(real *, integer *, integer *, integer *
integer *, real *, real *, real *, integer *, doublereal *);
static integer errnum;
extern /* Subroutine */ int ipplite_(integer *, integer *, integer *
integer *, real *, integer *, integer *, integer *);
static integer counter;

/* Fortran I/O blocks */
static cilist io___3 = { 0, 6, 0, "(a)", 0 };
static cilist io___7 = { 0, 6, 0, "(a)", 0 };
static cilist io___12 = { 0, 6, 0, "(a)", 0 };

#ifndef PROFILING
XTime timer, last; /* timing variables */
#endif

/XCache_EnableICache(INSTR_CACHE);
XCache_EnableDCache(DATA_CACHE);
xil_printf("\n\r*** STARTING MATMOS-IPP ***\n\r");

/* Reset the sysace controller to clean any bad state, leave it in MPU mode */
XSysAce_RegWrite16(SYSACE_BASEADDR + XSA_BMR_OFFSET, XSA_BMR_16BIT_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGSEL_MASK |
XSA_CR_FORCECFGMODE_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGSEL_MASK |
XSA_CR_FORCECFGMODE_MASK | XSA_CR_CFGRESET_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGRMODE_MASK |
XSA_CR_FORCECFGMODE_MASK);

/XCache_EnableICache(INSTR_CACHE);
XCache_EnableDCache(DATA_CACHE);
xil_printf("\n\r*** STARTING MATMOS-IPP ***\n\r");

/* Reset the sysace controller to clean any bad state, leave it in MPU mode */
XSysAce_RegWrite16(SYSACE_BASEADDR + XSA_BMR_OFFSET, XSA_BMR_16BIT_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGRMODE_MASK |
XSA_CR_FORCECFGMODE_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGRMODE_MASK |
XSA_CR_FORCECFGMODE_MASK | XSA_CR_CFGRESET_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGRMODE_MASK |
XSA_CR_FORCECFGMODE_MASK);

/*****************************/
#endif PROFILING
XTime timer, last; /* timing variables */
#endif

/* Enable Caches */
XCache_EnableICache(INSTR_CACHE);
XCache_EnableDCache(DATA_CACHE);
xil_printf("\n\r*** STARTING MATMOS-IPP ***\n\r");

/* Reset the sysace controller to clean any bad state, leave it in MPU mode */
XSysAce_RegWrite16(SYSACE_BASEADDR + XSA_BMR_OFFSET, XSA_BMR_16BIT_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGRMODE_MASK |
XSA_CR_FORCECFGMODE_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGRMODE_MASK |
XSA_CR_FORCECFGMODE_MASK | XSA_CR_CFGRESET_MASK);
XSysAce_mSetControlReg(SYSACE_BASEADDR, XSA_CR_CFGRMODE_MASK |
XSA_CR_FORCECFGMODE_MASK | XSA_CR_CFGRESET_MASK);

/*****************************/

/* Data declarations */

/* inpstat, ! Value of IOSTAT from input file read */
/* ! lun, ! Logical Unit Number for file I/O */
/* Error code (0-ok, <0=fatal, >0-recoverable) */
/* Maximum number of input points or FFT size */
/* Number of detectors */
/* Loop variable for the current detector */
/* Exponent of the COS windowing function */
/* Number of interpolation Operator Points */
/* Number of pre-computed Sub-Operators */
/* Scan count in the occultation */
/* Point count, data destination into buffers */
/* Spectrum Point count */
/* Point index (location) of ZPD */
/* Number of points on one side of ZPD used for phase */
/* Number of spectral points compared with reference r */
/* Point offset in spectrum of the reference result */
/* Index of max deviation between reference and calcul */
/* Generic loop index */
/* parameter (lun=20) */
/* character */
/* & infile(*) ! Name of program input file */
/* parameter (infile='asci-tint000.026') */
/* logical*4 */
/* & filexist ! Keeps track of file existence */
/* Input time-domain laser interferogram */
/* Input time-domain IR interferograms */
/* Array holding the pre-computed operators */
/* Path-difference domain IR interferograms */
/* Reference spectrum for comparison with calculate */
/* Calculated spectrum */
/* Current deviation between reference and calculate */
/* Maximum deviation between reference and calculate */
/* Used internally by subroutine 't2x' */

/* Initialize variables. */
errnum = 0;
/* inpstat=0 */

/* Pre-compute interpolation operator */
s_wsfe(&io___3);
do_fio(&c__1, "Pre-computing interpolation operator", (ftnlen)36);
e_wsfe();
pcoper_(&c_b4, &c__8, &c__56, &c__8192, oper);

/* (Future) Loop over the scans that make up one occultation */
for (irun = 26; irun <= 26; ++irun) {
  /* Check that input file exists, if so open it. */
  inquire(file=infile,exist=filexist,iostat=inpstat) */
  if(inpstat.ne.0) then */
    errnum-1 */
  /* write(*,*(2a))'Error: inquire failed on input file ',infile */
  elseif(filexist) then */
    open(unit-lun,fileninfile,status='old',iostat=inpstat) */
    if(inpstat.ne.0) then */
      errnum-1 */
    /* write(*,*(2a))'Error: open failed on input file ',infile */
    else */
      write(*,*(2a))'Reading time-domain interferogram: ',infile */
    endif */
  /* else */
    errnum-1 */
  /* write(*,*(2a))'Error: please provide input file ',infile */
  endif */

  /* Read time-domain interferogram */
counter = 0;
do while((inpstat.eq.0).and. ! Not at end-of-file */
  /* & counter=counter+1 */
  read(unit-lun,fmt=*,iostat=inpstat) */
/* & (ylm(counter),yir(counter, jdet),jdet=1,ndet) */
/* if (inpstat.ne.0) then */
/* counter=counter-1 */
/* endif */
/* enddo ! while((inpstat.eq.0).and.(errnum.eq.0)) */
/* Close the input file. */
/* close(unit=lun,iostat=inpstat) */
/* if(inpstat.ne.0) then */
/* errnum=-1 */
/* write(*,'(2a)')'Error: close failed on input file ',infile */
/* endif */
/******************************************************************************/
/* Initialize timer */
#ifndef PROFILING
XTime_SetTime(0);
#endif
/* Read data from file */
XTime_GetTime(&timer);
#endif
counter = read_data( "a:\data.txt", ylm, yir );
#ifndef PROFILING
XTime_GetTime(&last);
#endif
xil_printf( "### %d points read: ", counter+1 );
#ifndef PROFILING
printfloat( ((float)(last-timer)) / CYCLES_PER_SEC, 4, " sec
\r" );
#endif
/* Convert from time domain to path difference domain */
if(errnum == 0) {
  s_wsfe(&io___7);
  do_fio(&c__1, "Converting to path-difference domain", (ftnlen)36);
  e_wsfe();
} //endif
#ifndef PROFILING
XTime_GetTime(&timer);
#endif
/* Compute spectrum */
#ifndef PROFILING
XTime_GetTime(last);
#endif
xil_printf("### TIME: ");
printfloat( ((float)(last-timer)) / CYCLES_PER_SEC, 4, " sec\n\r" );
#ifndef PROFILING
}
#endif
/* Compute spectrum */
if (errnum == 0) {
s_wsfe(&io__12);
do_fio(&c__, "Computing spectrum", (ftnlen)18);
e_wsfe();

for (jdet = 1; jdet <= 1; ++jdet) {
    specount = counter;

    //*************************************************************************/
    ifndef PROFILING
    XTime_GetTime(&timer);
    #endif
    //*************************************************************************/

    ipplite_(&c_b13, &c__22, &c__0, &c__1, &ryir[(jdet << 21) - 2097152], &specount, &izpd, &nphr);

    //*************************************************************************/
    ifndef PROFILING
    XTime_GetTime(&last);
    xil_printf( "### TIME: ");
    printfloat( ((float)((last-timer)) / CYCLES_PER_SEC, 4, " sec
\r" );
    #endif
    //*************************************************************************/

    xil_printf( "### COMPUTATION DONE!
\r" );
    //*************************************************************************/

    /* Search for max deviation between reference and calculated */
    maxdev = 0.f;
    chkdev = 1;
    chkoff = specount * 3 / 5 - 1;
    for (indexa = 1; indexa <= 1000; ++indexa) {
        spechk[indexa - 1] = ryir[chkoff + indexa + (jdet << 21) - 2097153];
        curdev = (r__1 = chkspe[indexa - 1] - spechk[indexa - 1],
                  abs(r__1));
        if (curdev > maxdev) {
            maxdev = curdev;
            chkdev = indexa;
        }
    }
    /*
    * write (*,*)'Maximum deviation of ',maxdev/chkspe(chkcnt), *
    */
    /* & ' at ',chkdev */
    //*************************************************************************/

    #ifdef SPEDUMP
    /* Write spectrum to file */
    ifndef PROFILING
    XTime_GetTime(&timer);
    #endif
    #ifdef DUMPDATA
    counter = write_data( "a:\datdump.txt", ryir, counter );
    #else
    counter = write_data( "a:\datdump.txt", ryir, counter );
    #endif
    //*************************************************************************/

    }
counter = write_data( "a:\spedump.txt", spechk, 999 );
#endif
XTime_GetTime(&last);
#endif
xil_printf("### %d points written: ", counter+1);
#endif
XTime_GetTime(&timer);
XCache_DisableDCache();
XCache_DisableICache();
/**************************************************************/
int read_data( char FileName[], real *data1, real *data2 ) {
  SYSACE_FILE *ptest;
  int count = 0;
  int total_bytes_read = 0;
  int numread;
  char val[READLENGTH];
  ptest = sysace_fopen(FileName, "r");
  if(ptest) {
    xil_printf("Reading file: %s\n\r", FileName);
    /* Read a line of characters */
    numread = sysace_fread(val, 1, sizeof(char) * READLENGTH, ptest);
    total_bytes_read = total_bytes_read + numread;
    while( numread ) {
      if( (total_bytes_read % 1024) == 0 ) {
        xil_printf("%d KB read\r", total_bytes_read/1024 );
      }
      /* Extract the two floats */
      data1[count] = atof(val);
      data2[count] = atof(val+FLOATLENGTH);
      count++;
    }
    /* Read a line of characters */
    numread = sysace_fread(val, 1, sizeof(char) * READLENGTH, ptest);
    total_bytes_read = total_bytes_read + numread;
    } else {
      s_stop("", (ftnlen)0);
      return 0;
    }
  } /* MAIN__ */
/**************************************************************/
int read_data( char FileName[], real *data1, real *data2 ) {  
  SYSACE_FILE *ptest;
  int count = 0;
  int total_bytes_read = 0;
  int numread;
  char val[READLENGTH];
  ptest = sysace_fopen(FileName, "r");
  if(ptest) {
    xil_printf("Reading file: %s\n\r", FileName);
    /* Read a line of characters */
    numread = sysace_fread(val, 1, sizeof(char) * READLENGTH, ptest);
    total_bytes_read = total_bytes_read + numread;
    while( numread ) {
      if( (total_bytes_read % 1024) == 0 ) {
        xil_printf("%d KB read\r", total_bytes_read/1024 );
      }
      /* Extract the two floats */
      data1[count] = atof(val);
      data2[count] = atof(val+FLOATLENGTH);
      count++;
    }
    /* Read a line of characters */
    numread = sysace_fread(val, 1, sizeof(char) * READLENGTH, ptest);
    total_bytes_read = total_bytes_read + numread;
    } else {
      s_stop("", (ftnlen)0);
      return 0;
    }
  } /* MAIN__ */
/**************************************************************/
sysace_fclose (ptest);

}  
else {
    xil_printf("Failed to open: %s\n\r", FileName);
}

xil_printf("==> %.d bytes read\n\r", total_bytes_read);
return count;

}  /* read_data */


int write_data( char FileName[], real *data, int N ) {

    SYSACE_FILE *ptest;
    int count = 0;
    int total_bytes_write = 0;
    int numwrite;
    char val[WRITELENGTH];
    ptest = sysace_fopen(FileName ,"w");
    if( ptest ) {
        xil_printf("Writing to file: %s\n\r", FileName);

        while( count <= N ) {
            /* Write a line of characters */
            sprintf(val, "%+.8E\n", data[count] );
            numwrite = sysace_fwrite(val, 1, sizeof( char ) * WRITELENGTH, ptest);
            total_bytes_write= total_bytes_write + numwrite;
            if( (total_bytes_write % 1024) == 0 ) {
                xil_printf("%.d KB written\r", total_bytes_write/1024 )
            }

            count++;
        }
        count--;
        sysace_fclose(ptest);
    }  /* ptest */

    else {  
        xil_printf( "Failed to open: %s\n\r", FileName );
    }

    xil_printf("==> %.d bytes written\n\r", total_bytes_write);
    return count;
}  /* write_data */
C.7 The dotprod Function (from xilinx-matmos-ipp-chk_orig.c)

```c
real dotprod_(real *fin, integer *nin, real *oper, integer *nop, integer *nso,
  doubler real *xx)
{
  /* System generated locals */
  integer oper_dim1, oper_offset, i__1;
  real ret_val;
  /* Local variables */
  static integer i__, j, jr, kin;
  /* FIN(NIN) R*4 Input function vector */
  /* NIN I*4 Number of points in input vector */
  /* OPER(NOP,DDEC) R*4 Resampling Operators */
  /* NOP I*4 Number of operator points (Length of each sub-operator) */
  /* NSO I*4 Number of sub-operators */
  /* XX R*8 Value at which to sample FIN */
  /* Outputs: */
  /* DOTPROD R*4 */
  /* Evaluating the scalar product of the appropriate sub-operator */
  /* of OPER with the relevant section of FIN. */
  /* Note that the full array oper(nso,nop) is rotationally symmetric about the */
  /* center such that oper(i,j) = oper(nop+1-i,nso+1-j) */
  /* This means that we only have to precompute half the full array */
  /* We could use just the left half (i=1,nop/2) or just the top half (j=1,nso/2) */
  /* We choose the former and note that since ir=nop+1-i, and jr=nso+1-j */
  /* oper(i,j) = oper(nop+1-i,nso+1-j) = oper(ir,jr) */
  /* Parameter adjustments */
  --fin;
  oper_dim1 = (*nop + 1) / 2;
  oper_offset = 1 + oper_dim1;
  oper -= oper_offset;
  /* Function Body */
  kin = (integer) (*xx);
  jr = (integer) ((*nso - 1) * (*xx - kin)) + 2;
  j = *nso + 1 - jr;
  ret_val = 0.f;
  /* Old dot product code was very simple */
  /* do i=1,nop ! Dot product fin(kin+1) with oper(1,j) */
  /* dotprod=dotprod+fin(i+kin)*oper(i,j) */
  /* end do */
  /* New dot product code. */
  /* Starting from the two ends of the operator and works toward the middle. */
  /* This should provide higher precision if the largest values reside in */
  /* the middle of the operator, which they typically do. */
  for (i__ = 1; i__ <= i__1; ++i__) {
    i__ = *nop / 2;
    /* Dot product fin(kin+1) with oper(1,j) */
    ret_val = ret_val + fin[i__ + kin] * oper[i__ + jr * oper_dim1] + fin[*
      nop + 1 - i__ + kin] * oper[i__ + j - jr * oper_dim1];
  }
  if (*nop % 2 == 1) {
    ret_val += fin[i__ + kin] * oper[i__ + jr * oper_dim1];
  }
  /* nop is */
```

return ret_val;
} /* dotprod_ */
C.8 The `dotprod` Function with HW Support (dotprod.c)
/* Evaluating the scalar product of the appropriate sub-operator */
/* of OPER with the relevant section of FIN. */
/* Note that the full array oper(nso,nop) is rotationally symmetric about the */
/* center such that oper(i,j) = oper(nop+1-i,nso+1-j) */
/* This means that we only have to precompute half the full array */
/* We could use just the left half (i=1,nop/2) or just the top half (j=1,nso/2) */
/* We choose the former and note that since ir=nop+1-i, and jr=nso+1-j */
/* oper(i,j) = oper(nop+1-i,nso+1-j) = oper(ir,jr) */

/* Parameter adjustments */
--fin;
oper_dim1 = (*nop + 1) / 2;
oper_offset = 1 + oper_dim1;
oper -= oper_offset;

/* Function Body */
kin = (integer) (*xx);
jr = (integer) ((*nso - 1) * (*xx - kin)) + 2;
j = *nso + 1 - jr;
/* Old dot product code was very simple */
dotprodp=dotprodp+fin(i__ + kin)*oper(i__ + jr * oper_dim1);
/* New dot product code. */
/* Starting from the two ends of the operator and works toward the middle. */
/* This should provide higher precision if the largest values reside in */
/* the middle of the operator, which they typically do. */
i__1 = *nop / 2;

indexer = 0;
for (i__ = 1; i__ <= i__1; ++i__) {
    src[indexer] = fin[i__ + kin];
src[indexer+1] = oper[i__ + jr * oper_dim1];
src[indexer+2] = fin[*nop + 1 - i__ + kin];
src[indexer+3] = oper[i__ + jr * oper_dim1];
    indexer+=4;
}
for (i__ = 1; i__ <= i__1; ++i__) {
    /* Dot product fin(kin+1) with oper(1,j) */
    lqfcmx(0, src, (i__-1)*16);
}
/* compile with this to force proper assembly code */
/* then remove by hand (in assembly) and rebuild */
ualeep(1);
stwfcmx(0, &dphw_result, 0);

if (*nop % 2 == 1) {
dphw_result += fin[i__ + kin] * oper[i__ + jr * oper_dim1];
}
/* nop is */
/* dotprodp */
C.9 FCM Load/Store Module (apu_fcm_ldst.v)

```verilog
module apu_fcm_ldst (
    // outputs to APU

    `timescale 1 ns / 1 ps

    module apu_fcm_ldst {
      // outputs to APU
```
FCMAPUINSTRACK,
FCMAPURESULT,
FCMAPUDONE,
FCMAPUSLEEPNOTREADY,
FCMAPUDECODEBUSY,
FCMAPUDCDGPRWRITE,
FCMAPUDCDRAEN,
FCMAPUDCDRBEN,
FCMAPUDCDPRIVOP,
FCMAPUDCDFORCEALIGN,
FCMAPUDCDXEROVEN,
FCMAPUDCDXERCAEN,
FCMAPUDCDREN,
FCMAPUEXECRFIELD,
FCMAPUDCDLOAD,
FCMAPUDCDSTORE,
FCMAPUDCDUPDATE,
FCMAPUDCDLDSTBYTE,
FCMAPUDCDLDSTHW,
FCMAPUDCDLDSTWD,
FCMAPUDCDLDSTDW,
FCMAPUDCDLDSTQW,
FCMAPUDCDFORCEALIGN,
FCMAPUDCDFRPRI
// outputs to custom hardware
FCMHWDATA0,
FCMHWDATA1,
FCMHWDATA2,
FCMHWDATA3,
FCMHWVALID,

// inputs from custom hardware
HWFCMCDATA0,
HWFCMCDATA1,

// inputs from APU
APUFCMINSTRUCTION,
APUFCMINSTRVALID,
APUFCMRADATA,
APUFCMRRDATA,
APUFCMOPERANDVALID,
APUFCMFLUSH,
APUFCMWRITERBACKOK,
APUFCMLOADDATA,
APUFCMLOADVALID,
APUFCMLOADBYTEEN,
APUFCMENDIAN,
APUFCMXERCA,
APUFCDXECODED,
APUFCDDECUDI,
APUFCDDECUDIVALID,

// clock and reset
clock, reset);

// state mnemonics
parameter
STATE_IDLE = 2'b00, // idle state
STATE_LOAD = 2'b01, // valid load instruction detected
STATE_STORE = 2'b10, // valid store instruction detected
STATE_WAITHW = 2'b11; // wait for hw to finish processing

// port declarations

// outputs to APU
output FCMAPUINSTRACK;
output [0:31] FCMAPURESULT;
output FCMAPUDONE;
output FCMAPUSLEEPNOTREADY;
output FCMAPUECDECMBUSY;
output FCMAPUDPDRPRWRITE;
output FCMAPUDPREAEN;
output FCMAPUDCBRBN;
output FCMAPUDCPPRIVOP;
output FCMAPUDCFORCEALIGN;
output FCMAPUDCTEROVEN;
output FCMAPUDCXXERCAEN;
output FCMAPUDCXXERRENS;
output [0:2] FCMAPUEXECRFIELD;
output FCMAPUDPCLASS;
output FCMAPUDPSTORE;
output FCMAPUDPUPDATE;
output FCMAPUDLDSTBYTE;
output FCMAPUDLDSTWD;
output FCMAPUDLDSTQW;
output FCMAPUDPDTRAPB;
output FCMAPUDCBTRAPB;
output FCMAPUDCFORCEBESTEERING;
output FCMAPUDPFPUP;
output FCMAPUEXEBLOCKINGMCO;
output FCMAPUEXENONBLOCKINGMCO;
output FCMAPULOADWAIT;
output FCMAPURESULTVALID;
output FCMAPUXEROV;
output FCMAPUXERCA;
output [0:3] FCMAPUCR;
output FCMAPUEXCEPTION;

// outputs to custom hardware
output [0:31] FCMHWDATA0;
output [0:31] FCMHWDATA1;
output [0:31] FCMHWDATA2;
output [0:31] FCMHWDATA3;
output FCMHWVALID;

// inputs from custom hardware
input [0:31] HWFCMDATA0;
input HWFCMVALID;

// inputs from APU
input [0:31] APUFCSVMPINSTRUCTION;
input APUFCSVMPVALID;
input [0:31] APUFCSVMPDATA;
input [0:31] APUFCMRBDATA;
input APUFCMPERANDVALID;
input APUFCMFLUSH;
input APUFCMWRITEBACKCK;
input [0:31] APUFCMLOADDATA;
input APUFCMLOADDVALID;
input [0:3] APUFCMLOADBYTEEN;
input APUFCMENDIAN;
input APUFCMEXERCA;
input APUFCMDECODED;
input [0:2] APUFCMDECUDI;
input APUFCMDECUDIVALID;

// clock and reset
input clock;
input reset;

// internal signals
// PPC instruction-related
reg [0:5] reg_RT; // target register of PPC instruction
reg [0:5] reg_RA; // base register of PPC instruction
reg [0:5] reg_RB; // offset register of PPC instruction
wire instrreg_we; // write enable
wire data_read; // hw data has been read
wire loaddata_inidle; // load data came in idle state
reg apufcmInstrvalid_reg; // registered version of APUFCMINSTRVALID
reg apufcmdecoded_reg; // registered version of APUFCMDECODED
reg [0:31] apufcmloaddata_reg; // registered version of APUFCMLOADDATA
reg apufcmloadvalid_reg; // registered version of APUFCMLOADVALID
reg apufcmflush_reg; // registered version of APUFCMFLUSH

// loads and stores
wire store_or_loadn_reg; // I-store, 0-load
wire store_or_loadn_1; // stores the store_or_loadn signal
wire ldst_update; // I-update RA
wire [0:1] ldst_size; // number of words to transfer
reg [0:1] ldst_size_reg; // stores number of words to transfer
wire [0:1] ldst_size_counter; // counter for number of words
wire ldst_size_counter_we; // write enable
wire ldst_valid; // 1=valid load/store instruction
reg ldst_valid_reg; // registered version of ldst_valid

// register file for FCM loads
reg [0:31] regfile [0:3]; // 32-bit entry register file with 4 regs
wire regfile_we; // write enable
wire [0:1] regfile_waddr; // write address
wire [0:31] regfile_wdata; // write data

// register file for FCM stores
reg [0:31] regfile_store[0:3]; // 32-bit entry register file with 4 regs
wire regfile_raddr_we; // write enable
reg [0:1] regfile_raddr; // register to store read address
wire [0:31] regfile_rdata; // read data

// state registers
reg [0:1] curr_state; // current state
reg [0:1] next_state; // next state

// custom hw interconnect
wire [0:31] hwdata0; // data from hw
reg hw_datardy; // hw data is ready
wire hw_valid; // valid signal from HW to FCM

/**************************** sequential blocks *************************/
// Delayed (registered) versions of certain signals
always @(posedge clock or posedge reset)
beginautoapufm_deselected_reg <= 1'b0;
apufcm קודםreg <= 1'b0;
apufcm_loadvalid_reg <= 1'b0;
apufcm_flush_reg <= 1'b0;
ldst_valid_reg <= 1'b0;
end
elsebegaun
apufcm_deselected_reg <= APUFCM_Deselected;
apufcm_brightness_reg <= APUFCM_Brightness;
apufcm_loadvalid_reg <= APUFCM_Loadvalid;
apufcm_flush_reg <= APUFCM_Flush;
ldst_valid_reg <= ldst_valid;
end
end

// Synchronize load data in register
always @(posedge clock or posedge reset)
beginautoapufcm_loaddata_reg <= 32'b0;
else if (~loaddata_inidle)
apufcm_loaddata_reg <= APUFCM_Loaddata;
end
end

// PPC instruction-related registers
always @(posedge clock or posedge reset)
beginautoif (instrreg_we) // capture instruction information
begin
reg_RT <= APUFCMINSTRUCTION[6:10];
reg_RA <= APUFCMINSTRUCTION[11:15];
reg_RB <= APUFCMINSTRUCTION[16:20];
store_or_loadn_reg <= store_or_loadn;
ldst_size_reg <= ldst_size;
end
else if (instreg_we) // capture instruction information
begin
reg_RT <= APUFCMINSTRUCTION[6:10];
reg_RA <= APUFCMINSTRUCTION[11:15];
reg_RB <= APUFCMINSTRUCTION[16:20];
store_or_loadn_reg <= store_or_loadn;
ldst_size_reg <= ldst_size;
end
end

// read address of register file
always @(posedge clock or posedge reset)
beginautoif (reset)
regfile_raddr <= 5'h0;
else if (instreg_we) // capture instruction information
begin
regfile_raddr <= APUFCMINSTRUCTION[6:10];
end
else if (regfile_raddr_we) // capture instruction information
begin
regfile_raddr <= regfile_raddr + 1;
end
end

// load / store counter for number of words
always @(posedge clock or posedge reset)
begin
  if (reset)
    ldst_size_counter <= 2'b0;
  else if (instreg_we)  // keep counter reset
    ldst_size_counter <= 2'b0;
  else if (ldst_size_counter_we)  // increment counter
    ldst_size_counter <= ldst_size_counter + 1;
end

// register file (load)
always @(posedge clock or posedge reset)
begin
  if (reset)  // set all register values to zero
    begin
      regfile[0] <= 32'b0; regfile[1] <= 32'b0;
      regfile[2] <= 32'b0; regfile[3] <= 32'b0;
    end // if (reset)
  else if (regfile_we)  // write data to specified register
    regfile[regfile_waddr] <= regfile_wdata;
end

// register file (store)
always @(posedge clock or posedge reset)
begin
  if (reset)  // set all register values to zero
    begin
      regfile_store[0] <= 32'b0; regfile_store[1] <= 32'b0;
      regfile_store[2] <= 32'b0; regfile_store[3] <= 32'b0;
      hw_datardy <= 1'b0;
    end // if (reset)
  else if (hw_valid)  // load data from hw
    begin
      regfile_store[0] <= hwdata0;
      hw_datardy <= 1'b1;
    end // else if (hw_valid)
  else if (data_read)  // will be high every time on valid load
    hw_datardy <= 1'b0;  // expects n loads to follow a single store
end

// state machine
always @(posedge clock or posedge reset)
begin
  if (reset)
    curr_state <= STATE_IDLE;
  else
    curr_state <= next_state;
end

/**************************** combinational blocks ************************/
// decoder
decode_ldst decode_ldst_0 (  
  // outputs
    .update(ldst_update),
    .size(ldst_size),
    .store_or_loadn(store_or_loadn),
    .valid_ldst(ldst_valid),
  // inputs
    .APUFCMINSTRUCTION(APUFCMINSTRUCTION) );

// state machine logic
always @(curr_state or store_or_loadn_reg or ldst_size_counter or
  ldst_size_reg or hw_datardy or ldst_valid_reg or APUFCMFLUSH or
  apufcflush_reg or apufcminstrvalid_reg or
  apufcmloadvalid_reg or apufcmdecoded_reg)
begin
  case (curr_state)
  // wait for valid instruction
  STATE_IDLE:
    // valid instruction from APU (and not flushed)
    // check the delayed version (in order to meet timing)
    if (apufcminstrvalid_reg & apufcmdecoded_reg & ldst_valid_reg & ~APUFCMFLUSH & ~apufcmflush_reg)
      if (store_or_loadn_reg) // store instruction
        if (hw_datardy) // is hw ready?
          next_state = STATE_STORE;
        else
          next_state = STATE_WAITHW;
      else // load instruction
        if (apufcmloadvalid_reg) // load data arrived at the same time
          if (ldst_size_counter < ldst_size_reg)
            next_state = STATE_LOAD;
          else
            next_state = STATE_IDLE;
        else
          next_state = STATE_LOAD;
      else
        next_state = STATE_IDLE;
    else
      next_state = STATE_WAITHW;
  else // load instruction
    if (apufcmloadvalid_reg) // load data arrived at the same time
      if (ldst_size_counter < ldst_size_reg)
        next_state = STATE_LOAD;
      else
        next_state = STATE_IDLE;
    else
      next_state = STATE_LOAD;
  else
    next_state = STATE_IDLE;
  // seen a valid load instruction, wait for valid data
  STATE_LOAD:
    if (APUFCMFLUSH )
      next_state = STATE_IDLE;
    else
      // keep track of how many words to access
      if (ldst_size_counter < ldst_size_reg)
        next_state = STATE_LOAD;
      else
        if (apufcmloadvalid_reg)
          next_state = STATE_IDLE;
        else
          next_state = STATE_LOAD;
    else
      next_state = STATE_WAITHW;
  // wait for hw to finish
  STATE_WAITHW:
    if (APUFCMFLUSH )
      next_state = STATE_IDLE;
    else
      if (hw_datardy)
        next_state = STATE_STORE;
      else
        next_state = STATE_WAITHW;
  // seen a valid store instruction, output data
  STATE_STORE:
    // keep track of how many words to access
    if ( (ldst_size_counter < ldst_size_reg) & ~APUFCMFLUSH )
      next_state = STATE_STORE;
    else
      next_state = STATE_IDLE;
  default:
    next_state = STATE_IDLE;
  endcase // case(curr_state)
end // always @ (APUFCMINSTRUCTION or APUFCMINSTRVALID or ...
assign instrreg_we = (curr_state == STATE_IDLE);
// flag when data comes in idle state
assign loaddata_inidle = (curr_state == STATE_IDLE) & apufcmloaddvalid_reg
& ldst_valid_reg;
// mark data read only when a new load instruction has been issued
// this implies that a store must have completed successfully since
// an n number of loads always follow a single store
assign data_read = (apufcminstrvalid_reg & apufcmdecoded_reg &
ldst_valid_reg & ~store_or_loadn_reg);
// data might arrive at the same time as the instruction
assign regfile_we = ( ( (curr_state == STATE_LOAD) & apufcmloaddvalid_reg)
| loaddata_inidle );
// reg_RT is the target register value when data comes after the instruction
assign regfile_waddr = (reg_RT + ldst_size_counter);
// write data from memory to register file
assign regfile_wdata = apufcmloaddata_reg;
// address of register file to read data from for a store operation
assign regfile_raddr_we = (((curr_state == STATE_LOAD) &
apufcmloaddvalid_reg) |
(curr_state == STATE_STORE) | loaddata_inidle);
// data read for a store operation
assign regfile_rdata = regfile_store[regfile_raddr];
// update counter for number of data words transferred
assign ldst_size_counter_we = (((curr_state == STATE_LOAD) &
apufcmloaddvalid_reg) |
(curr_state == STATE_STORE) | loaddata_inidle);
// hw to fcm valid
assign hw_valid = HWFCMVALID;
// data inputs (from hw)
assign hwdata0 = HWFCMDATA0;
// output assignments
// fcm-hw valid when done loading data
assign FCMHWVALID = ( ( (curr_state == STATE_LOAD) & apufcmloaddvalid_reg &
(ldst_size_counter == ldst_size_reg) ) |
loaddata_inidle &
(ldst_size_counter == ldst_size_reg ) ) );
// instruction completed
assign FCMAPUDONE = ( (curr_state == STATE_LOAD) & apufcmloaddvalid_reg &
(ldst_size_counter == ldst_size_reg) ) |
(curr_state == STATE_STORE) &
(ldst_size_counter == ldst_size_reg) ) |
loaddata_inidle &
(ldst_size_counter == ldst_size_reg ) ) );
// the result (for stores)
assign FCMAPURESULT = (curr_state == STATE_STORE) ? regfile_rdata : 32'b0;
// valid in the store state
assign FCMAPURESULTVALID = (curr_state == STATE_STORE);
// ask the APU to wait only in one case
assign FCMAPULOADWAIT = loaddata_inidle;
// don't allow the CPU to go to sleep while executing an instruction
assign FCMAPUSLEEPNOTREADY = (apufcminstrvalid_reg & apufcmddecoded_reg & ldst_valid_reg) | (curr_state == STATE_LOAD) | (curr_state == STATE_WAITHW) | (curr_state == STATE_STORE);

// data outputs (to hw)
assign FCMHWDATA0 = regfile[0];
assign FCMHWDATA1 = regfile[1];
assign FCMHWDATA2 = regfile[2];
assign FCMHWDATA3 = regfile[3];

// unused output signals
assign FCMAPUINSTRACK = 1'b0;
assign FCMAPUDECODEBUSY = 1'b0;
assign FCMAPUDCGPWRITE = 1'b0;
assign FCMAPUDCDRAEN = 1'b0;
assign FCMAPUDCDDBEN = 1'b0;
assign FCMAPUDCDPRIVOP = 1'b0;
assign FCMAPUDCDFORCEALIGN = 1'b0;
assign FCMAPUDCDXEROVEN = 1'b0;
assign FCMAPUDCDXERCAEN = 1'b0;
assign FCMAPUDEXCRFIELD = 3'b0;
assign FCMAPUDCDLOAD = 1'b0;
assign FCMAPUDCDSSTORE = 1'b0;
assign FCMAPUDCUDPDATE = 1'b0;
assign FCMAPUDCDDLSTBYTE = 1'b0;
assign FCMAPUDCDDLSTHW = 1'b0;
assign FCMAPUDCDDLSTWD = 1'b0;
assign FCMAPUDCDDLSTDW = 1'b0;
assign FCMAPUDCDDLSTQW = 1'b0;
assign FCMAPUDCDTRAPLE = 1'b0;
assign FCMAPUDCDTRAPBE = 1'b0;
assign FCMAPUDCDFORCEBESTEERING = 1'b0;
assign FCMAPUDCDPUS = 1'b0;
assign FCMAPUDEXEBLOCKINGMCO = 1'b0;
assign FCMAPUDEXENONBLOCKINGMCO = 1'b0;
assign FCMAPUXEROV = 1'b0;
assign FCMAPUXERCA = 1'b0;
assign FCMAPUCR = 4'b0;
assign FCMAPUEXCEPTION = 1'b0;

endmodule // apu_fcm_ldst

// decoder for load/store instructions
module decode_ldst ( // outputs
update,
size,
store_or_loadn,
valid_ldst,
// inputs
APUFCMINSTRUCTION );

// output signals
output update; // 1=RA is loaded with effective address
output [0:1] size; // transaction size
reg [0:1] size;
output store_or_loadn; // 1=store, 0=load
output valid_ldst; // if this instruction is a valid FCM load/store

// input signals
input [0:31] APUFCMINSTRUCTION;

assign update = APUFCMINSTRUCTION[21];
assign store_or_loadn = APUFCMINSTRUCTION[23];
assign valid_ldst = ( (APUFCMINSTRUCTION[0:5] == 6'b011111) &
(APUFCMINSTRUCTION[26:31] == 6'b001110) );

always @(APUFCMINSTRUCTION[22] or APUFCMINSTRUCTION[24:25])
begin
  case({APUFCMINSTRUCTION[22], APUFCMINSTRUCTION[24:25]})
  3'b100: size = 2'b01; // double-word
  3'b011: size = 2'b11; // quad-word
  3'b111: size = 2'b11; // quad-word
  default: size = 2'b0;
  endcase
end
endmodule // decode_ldst
C.10 Dot-product Module (fp_dot_prod.vhd)

```vhdl
-- Name: fp_dot_prod.vhd
-- Version: 1.00.f
-- Author: Dmitriy Bekker
-- Rochester Institute of Technology
-- Date: May 14, 2007
--
-- Target: Virtex-4
-- Max Freq: 237 MHz (~11 grade, reported by XST)
-- Latency: 22 cycles
-- Max Rate: 4, 32-bit floats once every 7 cycles
-- NOTE: In this version of the core, the accumulator is latched
--
-- Description:
-- This is a single precision floating-point dot-product core. This core can
-- be integrated with the apu_fcm_ldst core for interfacing with the APU on
-- the Virtex-4FX FPGA. The 'iterations' generic is used to set the amount
-- of input data to expect. For example, with 'iterations' = 7, this core
-- calculates the dot-product of 7 sets of 4, 32-bit floats. This core has
-- been tested in actual hardware with 'iterations' = 7 and clock frequency
-- of 200 MHz.
--
-- Use necessary packages
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fp_dot_prod is
  generic (
    iterations : natural := 7 );
  port ( 
    -- inputs from LD/ST module
    FCMHWVALID : in std_logic;
    FCMHWDATA0 : in std_logic_vector(0 to 31);
    FCMHWDATA1 : in std_logic_vector(0 to 31);
    FCMHWDATA2 : in std_logic_vector(0 to 31);
    FCMHWDATA3 : in std_logic_vector(0 to 31);
    -- outputs to LD/ST module
    HWFCMVALID : out std_logic;
    HWFCMDATA0 : out std_logic_vector(0 to 31);
    -- clock and reset
    CLK : in std_logic;
    RST : in std_logic );
end fp_dot_prod;

architecture behavioral of fp_dot_prod is
  -- Coregen single-precision multiplier
  component fp_mult is
    port ( 
      a : in std_logic_vector(31 downto 0);
      b : in std_logic_vector(31 downto 0);
      operation_nd : in std_logic;
      clk : in std_logic;
      sclr : in std_logic;
```
result : out std_logic_vector(31 downto 0);
rdy : out std_logic);
end component;

-- Coregen single-precision adder
component fp_add is
port (
a : in std_logic_vector(31 downto 0);
b : in std_logic_vector(31 downto 0);
operation_nd : in std_logic;
clk : in std_logic;
sclr : in std_logic;
result : out std_logic_vector(31 downto 0);
rdy : out std_logic);
end component;

-- input data
signal DATA0 : std_logic_vector(31 downto 0);
signal DATA1 : std_logic_vector(31 downto 0);
signal DATA2 : std_logic_vector(31 downto 0);
signal DATA3 : std_logic_vector(31 downto 0);
signal data0_reg : std_logic_vector(31 downto 0);
signal data1_reg : std_logic_vector(31 downto 0);
signal data2_reg : std_logic_vector(31 downto 0);
signal data3_reg : std_logic_vector(31 downto 0);

-- intermediate results
signal mult0_result : std_logic_vector(31 downto 0);
signal mult1_result : std_logic_vector(31 downto 0);
signal add0_result : std_logic_vector(31 downto 0);
signal add1_result : std_logic_vector(31 downto 0);
signal accumulate : std_logic_vector(31 downto 0);

-- intermediate control
signal mult0_rdy : std_logic;
signal mult1_rdy : std_logic;
signal add0_rdy : std_logic;
signal add1_rdy : std_logic;
signal arith_rst : std_logic;
signal acc_clr : std_logic;

-- internal input signals
signal FCMHWVALID_i : std_logic;
signal fcmhwvalid_reg1 : std_logic;
signal fcmhwvalid_reg2 : std_logic;

-- internal output signals
signal HWFCMVALID_i : std_logic;
signal HWFCMDATA0_i : std_logic_vector(31 downto 0);

-- state machine
type state_type is ( STATE_RESET, STATE_IDLE, STATE_COUNT, STATE_OUTPUT );
signal my_state : state_type;

begin

-- first multiplier (parallel)
fp_mult_0 : fp_mult
port map (a => data0_reg,
b => data1_reg,
operation_nd => fcmhwvalid_reg2,
clk => CLK,
sclr => arith_rst,
result => mult0_result,
rdy => mult0_rdy);

-- second multiplier (parallel)
fp_mult_1 : fp_mult
port map (
a => data2_reg,
b => data3_reg,
operation_nd => fcmhwvalid_reg2,
clk => CLK,
sclr => arith_rst,
result => mult1_result,
rdy => mult1_rdy);

-- first adder (sum of multipliers)
fp_add_0 : fp_add
port map (
a => mult0_result,
b => mult1_result,
operation_nd => mult0_rdy,
clk => CLK,
sclr => arith_rst,
result => add0_result,
rdy => add0_rdy);

-- second adder (accumulate result)
fp_add_1 : fp_add
port map (
a => add0_result,
b => accumulate,
operation_nd => add0_rdy,
clk => CLK,
sclr => arith_rst,
result => add1_result,
rdy => add1_rdy);

-- input assignments
DATA0 <= FCMHWDATA0;
DATA1 <= FCMHWDATA1;
DATA2 <= FCMHWDATA2;
DATA3 <= FCMHWDATA3;
FCHWVALID_i <= FCMHWVALID;

-- reset control
arith_rst <= RST or HWFCMVALID_i;

-- output assignments
HWFCMVALID <= HWFCMVALID_i;
HWFCMDATA0 <= HWFCMDATA0_i;

-- synchronize the arithmetic
control: process( CLK )
variable counter : integer range 0 to iterations;
begin

if( rising_edge( CLK ) ) then

-- synchronous reset
if( RST = '1' ) then
  my_state <= STATE_RESET;
else
  case my_state is
when STATE_RESET =>
  HWFCMDATA0_i <= (others => '0'); -- just clear output data, idle
  my_state <= STATE_IDLE; -- state will take care of rest
when STATE_IDELE =>
  HWFCMVALID_i <= '0'; -- lower the output valid line
  acc_clr <= '1'; -- let latch clear accumulator
  counter := 0; -- reset counter
  if( add0_rdy = '1' ) then
    my_state <= STATE_COUNT; -- is ready
    acc_clr <= '0'; -- release latch from reset
  end if;
when STATE_IDLE =>
  HWFCMVALID_i <= '0'; -- lower the output valid line
  acc_clr <= '1'; -- let latch clear accumulator
  counter := 0; -- reset counter
  if( add0_rdy = '1' ) then
    my_state <= STATE_COUNT; -- is ready
    acc_clr <= '0'; -- release latch from reset
  end if;
when STATE_COUNT =>
  if( add1_rdy = '1' ) then
    counter := counter + 1;
    acc_clr <= '0'; -- make sure latch is not reset
  elsif( counter = iterations ) then
    my_state <= STATE_OUTPUT; -- go to output state when done
  end if;
when STATE_OUTPUT =>
  HWFCMVALID_i <= '1'; -- mark valid line
  HWFCMDATA0_i <= add1_result; -- register output data
  my_state <= STATE_IDLE; -- go back to idle state
end case;
end if;
end if;
end if;
end process control;
-- latch process for accumulator data
latch: process( acc_clr, add1_rdy, add1_result ) begin
  if( acc_clr = '1' ) then
    accumulate <= (others => '0');
  elsif( add1_rdy = '1' ) then
    accumulate <= add1_result;
  end if;
end process latch;
-- register input data
in_reg: process( CLK ) begin
  if( rising_edge( CLK ) ) then
    fcmhwvalid_reg1 <= FCMHWVALID_i;
    fcmhwvalid_reg2 <= fcmhwvalid_reg1; -- necessary delay for valid
  end if;
  if( RST = '1' ) then
    fcmhwvalid_reg1 <= '0';
    fcmhwvalid_reg2 <= '0';
    data0_reg <= (others => '0');
    data1_reg <= (others => '0');
    data2_reg <= (others => '0');
    data3_reg <= (others => '0');
  elsif( fcmhwvalid_reg1 = '1' ) then
    data0_reg <= DATA0;
data1_reg <= DATA1;
data2_reg <= DATA2;
data3_reg <= DATA3;
end if;
end if;
end process in_reg;
end behavioral;