**Project Objectives**

**Goal:** To demonstrate charge-trapping in a TANOS Stack at RIT
- Gate stack film depositions determined by experimentation, testing
- C-V structures fabricated and tested by patterning gate stack with GCA C-V Mask.
- NMOS charge-trap flash devices currently being fabricated with modified version of AdvCMOS150 Process w/ TANO gate stack.

**Charge-trap flash operation**

- Charge-trap flash operates in a similar fashion to EEPROM, only the storage layer is Si₃N₄ instead of polysilicon. This is advantageous because charge is more likely to remain in the non-conductive charge traps of Nitride than in conductive polysilicon.

**Film Optimization**

**Control Gate:** TaN
- Reactively sputtered in partial pressure Ar/N₂ ambient in CVC601 plasma sputter. Deposition rates, ~802 Å/min, are lower than standard Ta. Refractive index and resistivity (505 µΩ cm) match stoichiometric TaN numbers almost perfectly.

**Barrier Oxide:** 100 Å, 130 Å Al₂O₃
- Deposited in the CHA E-beam evaporator, refractive index describes an Al₂O₃ film which may have some impurities but should perform well as a dielectric.

**Floating Gate (Storage Layer):** 100 Å Si₃N₄
- Deposited in ASM LPCVD Tube 2, using a shortened version of the Low Pressure Nitride recipe.

**Tunnel Oxide:** 30 Å, 50 Å, 70 Å SiO₂
- Grown using a shortened version of the Adv CMOS 150 gate oxide recipe which incorporates N₂O and O₂ soaks of equal length, measured on VASE and shown to be in the linear growth region (modeled below). Refractive indexes describe a quality oxide, though trapped charges may be present due to lack of Trans-LC clean.

**Measured Device Characteristics**

**Program/Erase C-V**

**Threshold Voltage Characteristics:**

**Conclusions**

C-V Devices showing charge-trapping flash memory characteristics were successfully fabricated using CMOS processes available in the RIT SMFL. Full Device wafers will be continued and should show enhanced P/E characteristics due to the enhanced ability to program and erase the device by Hot Carrier Injection, rather than by modified Fowler Nordheim tunneling (as in C-V Devices).

**Acknowledgements**

Special thanks to Dr. Kurinec for her insight, Karine Florent for help with XRR, Dr. Lynn Fuller for the use of his Adv_CMOS process, Dr. Jackson, Matt Filmer and Nicholas Edwards for training and help with processing, and most importantly: THANK YOU SMFL STAFF!! We couldn’t do any of this without you!