An extensible, scalable stack-based microprocessor architecture is developed and discussed. Several unique features of the architecture, including its non-memory oriented interface, and its use of a stack for holding and executing code, are detailed. A programmed model is used to verify the architecture, and a hardware implementation of a small-scale version of the architecture is constructed and tested. Notes for future implementations are provides. Possible applications based on the latest technological trends are discussed, and topics for further research into the architecture are listed.
Library of Congress Subject Headings
Computer architecture; Microprocessors--Design and construction; Computer engineering
Department, Program, or Center
Computer Engineering (KGCOE)
Dinmore, Matthew, "An Extensible, scalable microprocessor architecture" (1993). Thesis. Rochester Institute of Technology. Accessed from
RIT – Main Campus