An internal gettering process to collect and trap potentially harmful defects in the bulk of the silicon wafer, away from the surface where the integrated circuits are fabricated, has been developed in this work. This gettering process was then incorporated into the standard metal gate PMOS process utilized at RIT. Capacitors and diodes were electrically characterized to compare wafers that were gettered versus wafers that were not gettered. Results show that gettering did improve device characteristics, but only in the center of the wafers. The experimental results indicate that the diffusion of impurities from the furnace tube and quartz boat is competing with the gettering process during the lengthy furnace times. As a result, devices near the perimeter of the wafer exhibit poorer electrical characteristics after gettering when compared with the standards. This work shows that gettering will improve device performance, but only when accompanied by attention to furnace contamination. Gettering alone will not guarantee a better device.
Library of Congress Subject Headings
Digital integrated circuits--Design and construction; Getters; Semiconductor doping; Semiconductors--Defects; Microelectronics--Materials--Testing
Department, Program, or Center
Center for Materials Science and Engineering
Will, James ii, "Development and evaluation of an intrinsic gettering process for fabrication of integrated circuits" (2000). Thesis. Rochester Institute of Technology. Accessed from
RIT – Main Campus