Systems designed to significantly reduce equipment cost and size for neurophysiological studies and hybrid biosensor applications were developed. Custom integrated circuits, each providing eighteen channels of amplification and filtering were designed, fabricated and tested. Planar arrays of iridium microelectrodes were fabricated and packaged in a standard 40 pin dual-in-line package for cultured cell and neural slice preparation studies. An impedance imaging system was developed to monitor the impedance of the cell / electrode interface across the array, thereby expanding the possible biosensor applications to non-electrically active cell types. Thermal regulation was achieved via a Peltier effect thermoelectric device allowing temperature control both above and below ambient temperature. While designed to work together, the system components presented may be easily applied to existing systems for enhancement of capabilities while reducing size and cost.

Date of creation, presentation, or exhibit



IEEE Engineering in Medicine and Biology Conference (1996) This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. This work was funded through a combination of G. Kovacs’ NSF NYI Award (No. ECS-9358289), a Terman Fellowship (courtesy of Mr. D. Packard and Mr. W. Hewlett), a grant from the Office of Naval Research (No. N00014-93-1-0759), a NIH grant (NS28646-02), funds from the Robert N. Noyce Family Faculty Scholar Chair (held by Kovacs), and an ARPA grant (No. 05-960016-24). D. Borkholder is supported by an Air Force Fellowship.Note: imported from RIT’s Digital Media Library running on DSpace to RIT Scholar Works in February 2014.

Document Type

Conference Proceeding

Department, Program, or Center

Microsystems Engineering (KGCOE)


RIT – Main Campus