Three dimensional multi-valued design in nanoscale integrated circuits

Sergey Lyshevski

Follow this and additional works at: http://scholarworks.rit.edu/article

Recommended Citation

This Article is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in Articles by an authorized administrator of RIT Scholar Works. For more information, please contact ritscholarworks@rit.edu.
Three Dimensional Multi-Valued Design in Nanoscale Integrated Circuits

Sergey Edward Lyshevski
Department of Electrical Engineering
Rochester Institute of Technology
Rochester, New York 14623-5603, USA
E-mail: Sergey.Lyshevski@rit.edu

Abstract

Novel three-dimensional (3D) nanoscale integrated circuits (nanoICs) are examined in this paper. These nanoICs are synthesized utilizing aggregated 3D neuronal-hypercells (H-hypercells) with multi-terminal electronic nanodevices. The proposed nanodevices ensure multi-valued input-output characteristic that lead to a direct technological solution of multi-valued logic synthesis problem. Super-high-performance computing architectures and memories can be devised (synthesized), designed and optimized. At the system-level, we examine nanoICs as networked aggregated 3D N-hypercells. In particular, scalable 3D N-hypercell topologies are under consideration. These N-hypercells integrate interconnected functional multi-terminal electronic nanodevices that implement logic functions. The proposed nanoICs platform suits the envisioned cognizant computing ensuring preeminent information processing and immense memory.

1. Introduction

Two-dimensional computing architectures have been examined extensively and exceptional solutions have been proposed. However, two-dimensional paradigm approaches fundamental limits. Optimal topologies and structures of the super-high-performance computer architecture are three-dimensional [1-3]. New areas in design of nanoICs have been emerged including nanoarchitectronics [1]. It has been shown that functional multi-terminal electronic nanodevices exhibit multi-valued input-output characteristics [2]. Thus, multi-valued logic becomes a reality that can be integrated within advanced networked 3D N-hypercell topologies. These hypercells are mapped in 3D space performing logic design, optimization and analysis tasks. This paper reports technology-dependent synthesis and design concepts for nanoICs. A library of 3D N-hypercells can be developed and utilized. Three-dimensional design methods are based on embedding decision diagrams [3, 4] extending results reported in [5-14]. In this paper we generalize approaches in design of 3D N-hypercell topologies. We report methods of manipulation, representation and optimization of multi-valued nanoICs with the ultimate goal to perform the logic design and synthesize nanoICs.

2. Synthesis and Design Taxonomy

We propose a novel 3D computing architecture focusing on the unified technology-dependent top-down and bottom-up synthesis taxonomy. As reported in Figure 1.a, by utilizing this synthesis and design taxonomy, one can coherently perform integrated top-down and bottom-up synthesizes. Top-down synthesis: devise novel super-high-performance computing platforms implemented utilizing aggregated 3D N-hypercells with electronic nanodevices (see Figures 1.b and 1.c); Bottom-up synthesis: use functional molecules (interconnected multi-terminal electronic nanodevices) aggregated within 3D N-hypercells, and utilize these aggregated (networked) N-hypercells within computing architectures.

Three-dimensional computing architectures can be synthesized using N-hypercells $D_{nk}$ that are analogous to multi-terminal neurons in the superb brain bioarchitecture shown in Figure 1.b. The reported concurrent synthesis taxonomy results in a radically new computing platform that utilize novel phenomena, advanced design, as well as new technologies at system-, subsystem- (aggregated N-hypercells) and device-levels, see Figure 1.c. Synthesis and optimization of computing architectures is formulated using the Bayesian probability theory that results in a viable decision-theoretic informative analysis [1, 3]. The topological entropy $E_T$ is a function of 3D computing platform performance as well as characteristics of N-hypercells and N-hypertopologies.
The entropy can be maximized ensuring superior achievable performance [1]. Specifically, efficiency, bandwidth, reliability, compactness, simplicity, robustness and other parameters can be maximized while minimizing power and losses. Special attention can be focused to ensure distinct priorities, for example, robust massive parallel computing.

Figure 1. (a) Top-down and bottom-up taxonomy; (b) Three-dimensional architectures synthesized using N-hypercells \( D_{ik} \) (neurons); (c) Concurrent synthesis and design at system-, subsystem- and device-levels.

Synthesis of novel computing architectures is a process to discover and study novel hardware topological evolutions based upon fundamental theory and synergetic integration of nanodevices in the unified functional core. High-level hierarchy, abstraction, adaptability, functionality, integrity, compliance, configurability, flexibility and prototypeability are integrated within proposed 3D N-hypercell platform. Coherent quantitative synthesis and symbolic descriptions are used searching and evaluating possible architectures and topologies examining N-hypercells aggregated in 3D N-hypercells topologies [1]. Massive parallelization is due to the fact that data structures are embeddable to N-hypercells and 3D N-hypercells hypertopologies. Logic functions can be represented by word-level decision trees and diagrams [3]. This is a very important feature to ensure massive parallel computing. The node implements the processing of a set of functions reduced into a word. There are two unique parallelization sources that result in massive parallel computing: (1) natural parallelism of 3D N-hypercells and 3D N-hypercells is utilized (decision trees that represent logic functions are embedded into N-hypercells); (2) enhanced parallelism due to the word-level representation of logic functions (each node performs logic computations on the bits in the words in parallel).

3. Synthesis and Design of N-Hypercells

We start with useful definitions.

**Definition 1.** A multi-valued variable \( X_i \) can take values from \( P_i = \{a_0, a_1, \ldots, a_{|P_i|-1}\} \). If each symbolic value \( a_i \) is associated with a unique integer \( i \), we have \( P_i = \{0, 1, \ldots, |P_i| - 2, |P_i| - 1\} \).

**Definition 2.** A multi-valued function \( F \) is a function which maps vertices in \( P_1 \times P_2 \times \ldots \times P_{n-1} \times P_n \) to \( P_F \), e.g., \( F : P_1 \times P_2 \times \ldots \times P_{n-1} \times P_n \rightarrow P_F \).

**Definition 3.** A cube \( c = c_1 \times c_2 \times \ldots \times c_{n-1} \times c_n \) can be written as a product of multi-valued literals \( X_j^c \) as \( X_1^{c_1} \times X_2^{c_2} \times \ldots \times X_{n-1}^{c_{n-1}} X_n^{c_n} \). Here, \( X_j^{c_j} \) is the logic function as \( X_j^{c_j} = X_j = b_j(b_j = b_j, b_j \in c_j \subseteq P_j) \).

**Definition 4.** The cofactor of a function \( f \) with respect to a multi-valued literal \( X_s \), denoted as \( f_{X_s} \), is obtained by eliminating all cubes of \( f \) that are disjoint to \( s \), and expanding the remaining cubes by unioning into the \( X \) position all values not in \( s \).

**Multi-Valued Shannon Expansion Theorem.** Let \( f \) be a function, and \( \{c_1 \times c_1 \times \ldots \times c_{i-1} \times c_i, c_i\} \) be a set of multi-valued cubes such that \( \sum_{i=1}^{N} c_i = 1 \). Then,

\[
f = \sum_{i=1}^{N} c_i f_{c_i}.
\]

Furthermore, \( f \equiv 1 \iff f_{c_i} = 1, \forall i \).
There are several methods for representing logic functions in the multi-valued domain. \(N\)-hypercell is a core technology-defined subsystem in computing architecture. Each \(N\)-hypercell can be considered as a homogeneous aggregated assembly for massive super-high-performance parallel computing. In [3, 4], we applied the switching theory in logic design of 3D nanolCs in [3]. To perform logic design, the graph-based data structures and 3D circuit topology was utilized. The \(N\)-hypercell is a topological representation of a switching function by \(n\)-dimensional graph, and the switching function \(f\) is given as:

Switching Function

\[
\Rightarrow 2^n - l \sum_{i=0}^{n-1} K_i \left(x_i^0, x_i^1, x_i^2, \ldots, x_i^n\right) \Rightarrow \text{Form of Switching Function}
\]

The data structure is described in matrix form using the truth vector \(F\) of a given switching function \(f\) as well as the vector of coefficients \(K\). The logic operations are represented by \(L\).

\(N\)-hypercells are used to compute switching functions. To illustrate the concept, in [3] distinct switching functions \(f\) (for example, \(\bar{f} = x_1x_2 \vee x_1x_2 \vee x_1x_2x_3\)) were implemented by the \(N\)-hypercube, see Figure 2.a. From the technology-dependent implementation viewpoint, we proposed the \(N\)-hypercell as documented in Figure 2.b. This topology maps the device-level consideration. Utilizing the root and intermediate nodes at the edges, as shown in Figure 2, the reported \(N\)-hypercell implements \(f\).

The logic design in spatial dimensions is based on advanced methods and data structures that fit 3D topology. The appropriate data structure of logic function and methods of embedding this structure in the \(N\)-hypercells must be found. The three-step-solution in logic function manipulation to change the carrier of information from the algebraic form (logic equation) to the hypercube structure is reported [3]. In particular, we proceed as follows.

\textbf{Step 1:} Logic function (switching or multi-valued) is transformed to the appropriate algebraic form (Reed-Muller, arithmetic or word-level in matrix or algebraic representation).

\textbf{Step 2:} Derived algebraic form is converted to the graphical form (decision tree, decision diagram or logic network).

\textbf{Step 3:} Obtained graphical form is embedded into \(N\)-hypercell.

The design is expressed as:

\textbf{Definition 5.} A ternary Shannon expansion \(f = x_i^0f_0 \vee x_i^1f_1 \vee x_i^2f_2\) is performed in every node of the ternary decision tree. Here, for example, \(f_0 = f(x_i = 0), f_1 = f(x_i = 1)\) and \(f_2 = f(x_i = 2)\). The complete \(n\)-level ternary decision tree \(C_{\text{op}}\) is a tree with \(3^k\) nodes at the \(k\)th level, \(k = 0, 1, \ldots, n - 1\).

\textbf{Definition 6.} The \(N\)-hypercell is an extended classical hypercube that consists of terminal nodes, intermediate nodes, root node and interconnect.

Figure 3 documents the ternary function \(f\) of two variables \((x_1, x_2)\) and its implementation. Letting \(x_1^0 = 0, x_1^1 = 1, x_1^2 = 2\) and \(x_2^0 = 0, x_2^1 = 1, x_2^2 = 2\), we have corresponding \(f_{x_1^0, x_1^1, x_1^2, x_2^0, x_2^1, x_2^2}\), e.g., 00, 01 and 02.
Figure 3. Ternary function \( f \) of two variables \((x_1, x_2)\) and its implementation using \(N\)-hypercubes

The ternary as well as higher order decision trees can be embedded in \(N\)-hypercubes. The algorithm embedding a ternary and quaternary decision trees is illustrated by Figure 4. Letting \(q\) be the number of variables of a ternary function, the numbers of terminal and intermediate nodes in a \(N\)-hypercell that represents a ternary decision trees are \(3q\) and \(3q-1\). The number of terminal and intermediate nodes in a \(N\)-hypercell that represents a quaternary decision trees are \(4q\) and \(4q-1\).

Figure 4. Embedding a ternary (quaternary) decision trees of two-variable ternary function into \(N\)-hypercubes

The \(N\)-hypercube primitives for Boolean ternary, quaternary as well as higher order functions are easy to derive and apply in the logic design. The library of 3D elementary gates, such as MIN, MAX, SUM, TSUM and TPRODUCT, was developed in [3]. It is documented that distinct decision trees are used to design 3D MIN and MAX \(N\)-hypercell models. Each gate consists of three \(N\)-hypercell primitives. The number of activated terminal nodes is defined by a logic function. In particular, the MIN gate has four active nodes, while the MAX gate generates 8 active nodes. In general, an arbitrary \(k\)-valued network can be represented in \(N\)-hypercell space over the library of 3D primitives (e.g., gate primitives) because \(k\)-valued gate can be represented by a \(k\)-ary decision tree that is mapped to a \(N\)-hypercell. Correspondingly, a network of gates can be represented by a set of \(k\)-ary trees. These trees are mapped into a \(N\)-hypercell topology formed by connecting the \(N\)-hypercell primitives. The inner and outer \(N\)-hypercubes are three dimensional [3]. Each 3D \(N\)-hypercell carries limited information because the number of nodes and links is limited. The 3D \(N\)-hypercubes are aggregated in the 3D \(N\)-hypercubes topologies. This technology-dependent approach allows one to design novel architectures from far-reaching physical, implementation, and technological viewpoints.

4. Synthesis of Multi-Valued Logic Networks Using Multi-Valued Decision Diagrams

We examine a method for the synthesis of large multi-valued logic networks with \(N\)-hypercell (MV\(N\)) using multi-valued decision diagrams. These decision diagrams can be mapped to netlists without reversing the information flow. The size of the resulting MVN is linear in the size of the decision diagram.

In general, a MV\(N\) can be modeled as a directed acyclic graph \(C = (V, E)\) such that each vertex \(v \in V\) is labeled with the names of (1) basic cell, (2) input or (3) output. The collection of basic cells that are possible in the MVN is given by a fixed library that contains MIN, MAX, INV and LITERAL gates. It is possible to include basic \(N\)-hypercell with arbitrary complexity and with a varying number of inputs. There is an edge \((u, v)\) in \(E\) from vertex \(u\) to \(v\) if and only if an output pin of the cell associated with \(u\) is connected to an input pin of the cell associated with \(v\). Edges also contain additional information to specify the pins of the source and sink nodes that they are connected to. Vertices have exactly one incoming edge per input pin. The nodes labeled as input/output may not have
An incoming (outgoing) edges. To simulate a MVN, each input may assume the values of a given ordered finite set $P = \{0, 1, \ldots, k-1\}$, where $k$ denotes the number of logic levels. The complement (INV gate) of a signal $x$ is defined as $\overline{x} = (k-1)-x$. A LITERAL gate $(a; b)$ $(a, b \in P, 0 \leq a \leq b < k)$ has one input and one output. For a given input $x$, the behavior of this gate is $f(x) = \begin{cases} k-1: \ a \leq x \leq b \vspace{0.1cm} \\ 0: \ \text{otherwise} \end{cases}$. We assume that the characteristic functions are available for each of the inputs. The set of $J_i(x_i)$ values as $J_i(x_i) = k-1$ if $x_i = j$, and $J_i(x_i) = 0$ otherwise.

The binary decision diagram can be extended to represent functions $f : B^n \rightarrow \{0, 1, \ldots, k-1\}$. The resulting graphs represent a multi-terminal binary decision diagram that can be extended to multi-valued decision diagrams that represent function $f : \{0, 1, \ldots, k-1\}^n \rightarrow \{0, 1, \ldots, k-1\}$. When the MVN is represented as a directed acyclic graph, a corresponding decision diagram is designed as: (1) terminal nodes for the $k$ constant functions are synthesized; (2) for each input of the MVN, a graph vertex (variable) in the decision diagram is designed, where the $i$th outgoing edge points to the terminal node labeled $i, i \in \{0, 1, \ldots, k-1\}$; (3) the gates of the MVN are checked in the topological order, and the corresponding decision diagram operation is designed.

For the synthesis process, assume that a multi-valued decision diagram, representing a $k$-valued function of $k$-valued variables, is given. The outgoing edges per node of a decision diagram are mapped to small sets of logic gates, producing a $k$-output circuit. If the function to being computed is $f(X)$, then the $k$ outputs of the resulting circuit correspond to the characteristic functions of $f$, e.g., $J_0(f(X)), \ldots, J_{k-1}(f(X))$. The circuit outputs thus form a $1$ of $k$ code, where the $i$th output of the circuit is logically true if and only if the multi-valued decision diagram would evaluate to logic value $i$. This represents a general procedure for mapping a multi-valued decision diagram to a MVN. It is assumed that the logic gates compute the MIN and MAX functions.

5. Ternary Field Logic

Ternary field consists of the set of elements $T = \{0, 1, 2\}$ and two basic binary operations, e.g., addition $\oplus$ and multiplication $\cdot$, or absence of any operator as defined in Table 1. These addition and multiplication are: (1) closed, e.g., for $x, y \in T$, $x + y \in T$, while $xy \in \mathbb{T}$; (2) commutative and associative, e.g., $x + y = y + x$ and $xy = yx$ (commutative), $x + (y + z) = (x + y) + z = x + y + z$ and $(xy)z = x(yz) = xyz$ (associative); (3) multiplication is distributive over addition, e.g., $x(y + z) = xy + xz$.

<table>
<thead>
<tr>
<th>Table 1. Ternary field operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>$+$</td>
</tr>
<tr>
<td>$0$</td>
</tr>
<tr>
<td>$1$</td>
</tr>
<tr>
<td>$2$</td>
</tr>
<tr>
<td>$\cdot$</td>
</tr>
</tbody>
</table>

There are six reversible ternary unary operations corresponding to six possible permutations of $0, 1,$ and $2$. These operations are called reversible ternary shift operations [16-19]. Six shift operations, their operator symbols and equations are reported in [16, 17]. All these six shift operators can be built as reversible ternary gates. The gate symbols for these shift gates are documented in Figure 5. A ternary signal can be converted to one of the six forms using one of the reversible ternary shift gates.

*Figure 5. Gate symbols for shift gates*
6. Conclusions

This paper focuses on the development (synthesis), integration and demonstration of a novel technology-dependent 3D nanolC architecture that will ensure superior processing capabilities. It is envisioned that the integration of the technology-dependent 3D logic design with molecular nanotechnology (that allows one to synthesize complex functional molecules) will result in revolutionary performance evolutions. Quantitative and qualitative performance indexes, such as intrinsic data-intensive processing, robust adaptive computing, enhanced functionality, reliability, redundancy, fault- and defect-tolerance and other, under specific criteria to be examined. Superior performance are due to massive parallelism implemented by 3D N-hypercells in terms of logic design and nanotechnology implementation. Though we may possess a limited knowledge in the molecular electronics design and its technological implementation execution, from nanobiocomputing standpoints and nanobioarchitectronics, we enable to mimic in some extent superb 3D networked biomolecular architectures. Novel methods under the developments to design novel computing and memory systems.

7. References


